Project	**IEEE 802.16 Broadband Wireless Access Working Group <http://ieee802.org/16>**
Title	**[Byte Alignment of Anchor_BS_switch_IE]**
Date Submitted	**[2005-03-09]**
Source(s)	Jung Je Son, Jonghyun Won, Panyuh Joo Samsung Electronics Suwon shi, Korea, Republic of Voice: [+82-31-279-5098] Fax: [+82-31-279-5130] [mailto: jungje.son@samsung.com]
Re:	This is a response to Sponsor Ballot recirculation
Abstract	This contribution includes the proposed change of Anchor_BS_Switch_IE for byte alignment.
Purpose	This contribution is for discussion and adaptation at 802.16e Task Group
Notice	This document has been prepared to assist IEEE 802.16. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein.
Release	The contributor grants a free, irrevocable license to the IEEE to incorporate material contained in this contribution, and any modifications thereof, in the creation of an IEEE Standards publication; to copyright in the IEEE's name any IEEE Standards publication even though it may include portions of this contribution; and at the IEEE's sole discretion to permit others to reproduce in whole or in part the resulting IEEE Standards publication. The contributor also acknowledges and accepts that this contribution may be made public by IEEE 802.16.
Patent Policy and Procedures	The contributor is familiar with the IEEE 802.16 Patent Policy and Procedures <http://ieee802.org/16/ipr/patents/policy.html>, including the statement "IEEE standards may include the known use of patent(s), including patent applications, provided the IEEE receives assurance from the patent holder or applicant with respect to patents essential for compliance with both mandatory and optional portions of the standard." Early disclosure to the Working Group of patent information that might be relevant to the standard is essential to reduce the possibility for delays in the development process and increase the likelihood that the draft publication will be approved for publication. Please notify the Chair <mailto:chair@wirelessman.org> as early as possible, in written or electronic form, if patented technology (or technology under patent application) might be incorporated into a draft standard being developed within the IEEE 802.16 Working Group. The Chair will disclose this notification via the IEEE 802.16 web site <http://ieee802.org/16/ipr/patents/notices>.

Byte Alignment of Anchor BS Switch IE

Jung Je Son, Jonghyun Won, Panyuh Joo
Samsung Electronics

Introduction

In IEEE802.16e/D6 Draft, Anchor BS Switch IE are not well defined to implement since there are some error in itself and no consideration of byte alignment. And there was an accepted contribution C802.16e-05_88 to list up Extended DIUC/UIUC and Extended DIUC2/UIUC2 with correction of confliction between several messages. We propose the well-defined Anchor BS Switch IE with editorial error correction according to C802.16e-05_88 and byte alignment.

Proposed Change

Proposed Remedy 1 :
[Change Table 302j at page 345 as proposed below]

Table 302j—Anchor_BS_switch_IE format

Syntax	Size	Notes
Anchor_BS_switch_IE() {		
Extended ~~DIUC~~UIUC2~~–~~	4 bits	Anchor_BS_switch_IE() = 0x03
Length	8bits~~4 bits~~	Length of the message in bytes
N_Anchor_BS_switch	4 bits	Number of Anchor BS switching indicated in this IE
For (i = 0; i< N_Anchor_BS_switch; i++) {		
Reduced CID	12~~6~~ bits	LSB 12 bits of Basic CID of a MS whose anchor BS switching is indicated in this IE
Action code	2 bits	00 - The MS shall switch to the Anchor BS specified in the fast Anchor BS selection information in the FAST FEEDBACK Fast-feedback channel, at the default time specified by the switching period defined in the DCD. 01 - The MS shall switch to the Anchor BS specified in this IE and at the action time specified in this IE. 10 - The MS shall cancel all anchor switch-ing procedure, stop switching timer and remain on the current anchor BS; 11 -reserved
If (Action code == 01) {		

	Action time (A)	3 bits	In units of frames .000 In units of frames. 000 means the MS shall switch at the default time specified by the switching period defined in the DCD
	TEMP_BS_ID	3 bits	TEMP_BS_ID of the anchor BS to switch to. (TEMP_BS_ID is the assigned ID to the BS when it was added to the active set of a MS)
	reserved	2 bits	
}			
If	(Action code == 00 || Action code == 01) {		
	CQICH Alloction Indicator	2~~1~~ bit	To indicate if CQICH allocation at the new Anchor BS is included in this IE.

Syntax	Size	Notes
If (CQICH_Allocation_Indicator == 1) {		
CQICH_ID	Variable	Index to uniquely identify he CQICH resource assigned to the MS after the MS switched to the new anchor BS
Feedback channel offset	6 bits	Index to the Ffast-feedback channel region of the new Anchor BS marked by UIUC=0
Period (=p)	2 bits	A CQI feedback is transmitted on the CQICH every 2^p frames.
Frame offset	3 bits	The MS starts reporting at the frame of which the number has the same 3 LSB as the specified frame offset. If the current frame is specified, the MS should start reporting in 8 frames
Duration (=d)	3 bits	A CQI feedback is transmitted on the CQI channels indexed by the CQICH_ID for 10 x 2^d frames. If d ==0, the CQI-CH is de-allocated. If d == 111, the MS should report until the BS command for the MS to stop.

MIMO_permutation_feedback_cycle	2 bits	00 = No MIMO and permutation mode feedback 01 = the MIMO and permutation mode indication shall be transmitted on the CQICH indexed by the CQICH_ID every 4 frames. The first indication is sent on the 8th CQICH frame. 10 = the MIMO mode and permultation mode indication shall be transmitted on the CQICH indexed by the CQICH_ID every 8 frames. The first indication is sent on the 8th CQICH frame. 11 = the MIMO mode and permultation mode indication shall be transmitted on the CQICH indexed by the CQICH_ID every 16 frames. The first indication is sent on the 16th CQICH frame.
Reserved	variable	Number of bits required to align to byte length from CQICH Allocation Indicator bit field, shall be set to zero.
}		
}else{		
Reserved	2bits	
}		
}		
}		