On Tue, 2018-01-02 at 23:05 +0000, Stewart, Heath wrote:
This seems to be mostly a cosmetic issue. The timings, as defined, do work. And they reflect the PSE implementation as we do not need to maintain timers across states.
Would you entertain this as a solution?
I’m suggesting we leave in the Voff/Von hysteresis as it reflects implementation. We would carry forward your last couple changes…
By the way your solution removes all timing margin. See what happens when the red cells in the attached spreadsheet are changed to 0.
Design Center Manager
Cell (805) 895-0499
Office (805) 560-7658
Websites analog.com, linear.com
Linear Technology is now part of Analog Devices. Learn
Attached baseline yseboodt_01 which changes the Autoclass measurement time / power draw time to the same moment for both the PSE and the PD.