PSE current limiting v100

Info (not part of baseline)

Draft 3.3: Draft 3.4:	Th Th	e PSE shall limit a pairset current to I_{LIM-2P} for a duration of up to T_{LIM} . e PSE shall limit the pairset current to I_{LIM-2P} for a duration of at least T_{LIM} .
		as made because the construct "up to T_{LIM} " makes the entire requirement optional. Furthermore, ndent on the PSE limiting current during transients to successfully ride out voltage transients. In
draft 3.4 h	-	ver, we now have conflicting requirements / statements: I see that is only unclear for page 183 regarding tr but it is not conflicting
	33	A PSE may remove power from the PI if the current on any pair meets or exceeds the "PSE lowerbound template" in Figure 145–23 or Figure 145–24.
183	26	The PSE shall limit the pairset current to I_{LIM-2P} for a duration of at least T_{LIM} .
184	1	If a short circuit condition is detected on a pairset, power removal from that pairset shall begin within T_{LIM} as defined in Table 145–16.
184	2	If $I_{Port-2P}$ exceeds the PSE lowerbound template, the PSE output voltage may drop below $V_{Port,PSE-2P}\ min.$
184	5	A PSE in a power on state may remove power from that pairset without regard to T_{LIM} when the pairset voltage no longer meets the V_{Port_PSE-2P} specification.
trans – The	PSE sient PSE	E needs to limit current to I _{LIM-2P} for at least T _{LIM} in order for the PD to be able to deal with
shutdown	imm	$_{an-2P}$ the PSE is required to limit to current for at least T_{LIM} , however if $V_{PSE} < V_{Tran-2P}$ it may rediately and is required to shutdown before T_{LIM} . Such a proposal would seem to be in line with tention of 802.3at. This is a majour spec change and I disagree with it. There is a limit for negative transient in time. Now it looks that for any negative transient time duration if

145.2.10.8 Short circuit current

A PSE may remove power from the PI if the current on any pair meets or exceeds the "PSE lowerbound template" in Figure 145–23 or Figure 145–24. Power shall be removed from a pairset of a PSE before the pairset current exceeds the "PSE upperbound template" in Figure 145–23 or Figure 145–24. When connected to a single-signature PD, the PSE should remove power from both pairsets before the current exceeds the "PSE upperbound template" on either pairset.

when Vpse>=Vpse_min.

The PSE shall limit the pairset current to I_{LIM-2P} for a duration of at least T_{LIM} , when V_{PSE} is greater or equal to $V_{Tran-2P}$. The cumulative duration of the current limit event may be measured with a sliding window of at most 1 second width.

• • •

A short circuit condition occurs when the pairset voltage, V_{PSE} , is less than $V_{Tran-2P}$, during a power on state. If a short circuit condition is detected on a pairset, power removal from that pairset shall begin within T_{LIM} as defined in Table 145–16. If $I_{Port-2P}$ exceeds the PSE lowerbound template, the PSE output voltage may drop below $V_{Port.PSE-2P}$ min.

A PSE in a power on state may remove power from that pairset without regard to T_{LIM} when the pairset voltage no longer meets the V_{Port_PSE-2P} specification.

^{• • •}