

Addressing the changes in Table 33-1 for supporting Type 3 and 4 PSEs Inrush.

- All PSEs connected to Type 1 and 2 PDs – Changed to Class 0-4 PDs to include all PD Types with class 0-4.

For Type 3 and 4, PSE can choose between the two following options

- Option 1: Type 3 and 4 PSE when connected to Type 3 and 4 PDs: $I_{inrush-2P} = 0.2A$ min 0.45A max. $I_{inrush} = 0.4A$ to 0.9A. PSE has to meet both requirements for $I_{inrush-2P}$ and for I_{inrush} . Inrush-2P with P2PUnb effect is addressed in 33.2.7.5. PSE needs to meet PD model to guarantee stability (when implementing foldback current limit circuitry that must start with lower current than 0.4A min per pairset) and finishing T_{inrush} within 50msec for Cport and class 3 load in parallel during POWER_UP.
- Option 2: Type 3 and 4 PSE when connected to Type 3 and 4 PDs: $I_{inrush-2P} = 0.4A$ min 0.45A max. $I_{inrush} = 0.8A$ to 0.9A. PSE has to meet both requirements for $I_{inrush-2P}$ and for I_{inrush} . Inrush-2P with P2PUnb effect is addressed in 33.2.7.5.

6 Table 33–11—PSE output PI electrical requirements for all PD classes, unless otherwise specified

#	Parameter	Symbol	Units	Min	Max	PSE Type	Additional Information
5	Output current in POWER_UP state	I_{inrush}	A	0.4	See Info 0.45	1,2,3,4 All	For Type 1 and Type 2 PDs. For class 0-4 single signature PDs. <i>For dual signature PDs with different class over each pairset, this requirement applies over each pairset.</i> See 33.2.7.5. See M_{max} value definition defined by in Figure 33-13.
5a	Output current in POWER_UP state	I_{inrush}	A	0.4	0.9	3,4	For \geq class 5 single signatures PD. For dual signature PD with the same class per pairset. Total current for both pairsets. See 33.2.7.5.
5b	Output current per pairset in POWER_UP state	$I_{inrush-2P}$	A	0.150	0.6	3,4	For \geq class 5 single signatures PD. For dual signature PD with the same class per pairset. See 33.2.7.5. See max value definition in Figure 33-13.
5c	Output current in POWER_UP state	I_{inrush}	A	0.8	See Info 0.9	3,4	For class 7 and 8 PDs For \geq class 5 single signatures PD. For dual signature PD with the same class per pairset. Total current for both pairsets See 33.2.7.5.
5d	Output current per pairset in POWER_UP state	$I_{inrush-2P}$	A	0.4	See Info 0.6	3,4	For Type 3 and Type 4 PDs. For \geq class 5 single signatures PD. For class 7 and 8 For dual signature PD with the same class per pairset. See 33.2.7.5. See M_{max} value definition defined by in Figure 33-13.

New option

Modified current Spec

Addressing $I_{inrush-2P}$ unbalance.

- 0.4A is preferred per original spec. I_{inrush} is controlled per pairset so we can meet it.
- If we use $0.386 \times I_{inrush_min}$ of item 5c as proposed in rev 005 of this document, we may not be able to powerup dual signature same class PD if turn ON time is not about the same.

9 **33.2.7.5 Output current in POWER_UP mode**

10 *Editor's Note: Timing requirements for 4-pair power to be added to this section.*

11 Editor Notes:

- 12 1. To verify that in dual signature PD with same class i.e. same load, the PD startup is guaranteed if one of the
- 13 pairsets has `Inrush-2P_minz` and the 2nd has the rest of the current. If both pairsets are turned on as the same
- 14 time, there is no issue at all.
- 15 2. To update the definition of dual signature PD with the same class signature that it is a single load PD as
- 16 opposed to dual signature PD with different class that has isolated different loads and hence end to end pair to
- 17 pair resistance unbalance is zero. This will simplify the spec and make it clearer.
- 18 3. Table 33-11 item 5: to verify that PSE is allowed to do inrush with 2P mode in order to meet this spec.

19 ***Change the text of 33.2.7.5 as follows:***

20 POWER_UP mode occurs on each pairset between the PSE's transition to the POWER_UP state on that pairset and

21 either the expiration of `TInrush-2P` or, for Type 1 and Type 2 PSEs that make use of legacy powerup, the conclusion of

22 PD inrush currents on that pairset (see 33.3.7.3).

23

24 Type 3 and Type 4 PSEs that apply power to both pairsets when connected to a single-signature PD shall reach

25 POWER_ON state on both pairsets within `TInrush-2P max`, starting with the first pairset transitioning into the

26 POWER_UP state. See `legacy_powerup` variable in section 33.2.4.4 for more information on the POWER_UP to

27 POWER_ON transition.

28

29 Addressing the effect of E2EP2P_{Runb} on `linrush-2P` and linking `linrush` requirements for all PSE types to Table 33-11

30 Figure 33-13 was modified to address the effect of end to end pair to pair resistance unbalance on the maximum limit of `linrush-2P` which by simulation found to be 0.556A adding margin → 0.6A_{max}. This value will be updated in Figure 33-13 as well to cover requirements below 1msec.

31 Addressing the effect of E2EP2P_{Runb} on `linrush-2P` with dual signature PD with the same class over each pairset.

32 The requirements for `linrush-2P` E2EP2P_{Runb} are the same for all Single Signature PDs at class 5 and above operating at 4-pairs

33 and dual signature PD with the same class over each pairset. For dual signature different class the requirements are as for Type 1/2 per pairset.

34 The PSE shall limit the maximum current sourced per pairset (**Inrush-2P**) and the total inrush current (**I_{inrush}**) during

35 POWER_UP per the requirements of Table 33-11 item 5 or items 5a and item 5b or items 5c and item 5d. The

36 maximum inrush current sourced by the PSE per pairset shall not exceed the per pairset PSE inrush template in

37 Figure 33–13 and Equation (33–5) when operating class 0–4 PDs and Figure 33-13 and equation (33-5a) when

38 operating single signature PDs with class 5 and above or when operating dual signature PDs with the same class over

39 each pairset.

40 The minimum value of `Iinrush-2P` includes the effect of end to end pair to pair resistance unbalance.

41

42

43

44

45

46

Addressing the requirements for the new *linrush* option (covered by Table 33-11 items 5a and 5b) for Type 3 and 4 PSE in which we allow per pairset current to be 0.15A to 0.6A (to cover unbalance too) AND total of 0.4A to 0.9A.

In this use case PSE will have to be tested with a worst case PD load containing in its input 360uF for Type 4 and 180uF for Type 3 with parallel load of 13W or 350mA during POWER_UP phase and make sure that the PD input cap is charged to a steady state at *Vport_PSE* within 50msec for all PSE and PD operating conditions without startup oscillations. This test is required to ensure interoperability since in this use case PSE behavior is depend in PD worst case load and make it equivalent to the current spec in option 5c and 5d that its minimum *Iinrush* energy is sufficient to charge worst case load under all PDs operating

47
48
49

Type 4 PSEs supporting Class 7 and 8 when implementing *Iinrush-2P* and *Inrush* requirements per Table 33-11 items 5a and 5b and when connected to single signature PD through channel resistance of 0.1Ω to 12.5Ω per pairset, shall successfully power up within 50msec without startup oscillations a PD with *Cport* per pairset as defined in 33.3.7.3 in parallel to a Class 2 load during POWER_UP period in addition to the other requirements of 33.3.7.

54
55
56
57
58
59
60

- a) During POWER_UP, for pairset voltages between 0 V and 10 V, the minimum *Iinrush-2P* requirement is 5 mA.
 - b) During POWER_UP, for pairset voltages between 10 V and 30 V, the minimum *Iinrush-2P* requirement is 60 mA.
 - c) During POWER_UP for class 4 and below, for pairset voltages above 30 V, the minimum *Iinrush-2P* requirement is as specified in Table 33-11 item 5.
- During POWER_UP for class 5 and above, for pairset voltages above 30 V, the minimum *Iinrush-2P* and *Inrush* requirement are as specified in Table 33-11 item 5a and item 5b or as specified in Table 33-11 items 5c and 5d.

61
62
63
64
65

- d) For Type 1 PSE, measurement of minimum *Iinrush-2P* requirement to be taken after 1ms to allow startup transients. A Type 2 PSE that uses Single-Event Physical Layer classification, and requires the 1 ms settling time, shall power up a Class 4 PD as if it used Multiple-Event Physical Layer classification.

Replace Figure 33-13 with the following:




Figure 33-13—*Iinrush-2P* current and timing limits, per pairset in POWER_UP

66
67

The PSE inrush maximum limit, *IPSEIT-2P*, is defined by the following segments:

$$I_{PSEIT-2P}(t) = \left\{ \begin{array}{ll} 50.0 & \text{for } 0 < t < 10.0 \times 10^{-6} \\ \text{TBD=function of} & \text{for } 10.0 \times 10^{-6} \leq t < 0.001 \\ \text{(t, linrush-2P_max)} & \\ \text{linrush-2P_max} & 0.001 \leq t < 0.075 \end{array} \right\}_A \quad (33-5)$$

68

Editor Note: To update the TBD in equation 33-5. Add Equation 33-5a after equation 33-5 to describe the template of figure 33-13 for *linrush*.

where *t* is the time in seconds

72

73 **Table 33–18—PD power supply limits**

- 74 1. Table 33-18: All PD classes and dual and single signature
 75 2. Addressing the effect of E2EP2PRunb on Iinrush-PD-2P

Item	Parameter	Symbol	Unit	Min	Max	PD Type	Additional Information
5	Input Inrush current per pairset	Iinrush-PD- 2P	A		0.4	1,2 All	Peak value see 33.3.7.3 For single signature PD class 0-4. For dual signature PDs with different class over each pairset, this requirement applies over each pairset.
5a	Total Inrush current	Iinrush-PD			0.4	3,4	Peak value see 33.3.7.3 Single Signature PDs Class 5-6 Dual Signature PDs with the same class.
5b	Total Inrush current	Iinrush-PD_2P			0.3	3,4	Peak value see 33.3.7.3 Single Signature PDs Class 5-6 Dual Signature PDs with the same class.
5c	Total Inrush current	Iinrush-PD			0.8	3,4	Peak value see 33.3.7.3 Single Signature PDs Class 7-8. Dual Signature PDs with the same class.
5d	Input Inrush current per pairset	Iinrush-PD_2P			0.6	3,4	Peak value see 33.3.7.3 Single Signature PDs Class 7-8. Dual Signature PDs with the same class.

76
77 **33.3.7.3 Input inrush current**

78 *Replace first paragraph of Section 33.3.7.3 with the following g:*

79 Inrush current is drawn during the startup period beginning with the application of input voltage at the PI compliant
 80 with Vport_PD-2P requirements as defined in Table 33–16a, and ending when CPort has reached a steady state and
 81 is charged to 99% of its final value. This period shall be less than TInrush-2P min per Table 33–11. All PDs shall
 82 consume a maximum of Class 3 power for at least Tdelay-2P min. This allows the PSE to properly ~~complete~~
 83 complete inrush.

84
85 *Editor’s Note: This paragraph has changed as a result of MR1277. Do not change this paragraph without*
 86 *consulting the request of MR1277.*

87
88 *Change second, third and fourth paragraph of Section 33.3.7.3 as follows:*

89 Tdelay-2P for each pairset starts when VPD-2P crosses the PD power supply turn on voltage, VOn_PD. This delay is
 90 required so that the Type 2, Type 3 and Type 4 PD does not enter a high power state before the PSE has had time to
 91 switch current limits on each pairset from Iinrush-2P to ILIM-2P.

92 Addressing Cport for single and dual PDs

93 For PDs operating at class 0 to 6:

94 Input inrush current at startup is limited by the PSE if CPort per pairset < 180 μF, as specified in Table 33–11.
 95 If CPort per pairset ≥ 180 μF, input inrush current shall be limited by the PD so that Iinrush_PD and Iinrush-PD-2P
 96 per pairset max is satisfied.

97
98 For Type 3 and 4 PDs operating class 1–5 dual signature PDs:

99 Input inrush current at startup is limited by the PSE if CPort per pairset < 180 μF, as specified in Table 33–11.
 100 If CPort per pairset ≥ 180 μF, input inrush current shall be limited by the PD so that Iinrush_PD and Iinrush-PD-2P
 101 max is satisfied.

102
103 For Type 4 PDs operating class 7 and 8 single signature PDs:

104 Input inrush current at startup is limited by the PSE if CPort per pairset < 360 μF, as specified in Table 33–11.
 105 If CPort per pairset ≥ 360 μF, input inrush current shall be limited by the PD so
 106 that Iinrush_PD and Iinrush-PD-2P max is satisfied.

110 ***Insert the following note at the end of section 33.3.7.3 as follows:***
111 NOTE— PDs may be subjected to PSE POWER_ON current limits during inrush when the PD input voltages
112 reaches 99% of steady state or after Tinrush-2p min. See 33.2.7.4 for details.
113
114 CPort in Table 33–18 is the total PD input capacitance during POWER_UP and POWER_ON states that a PSE ~~sees~~
115 ~~encounters~~ when ~~operating one or both pairsets, when~~ connected to a single-signature PD. ~~over a pairset or both~~
116 ~~pairsets~~. When PSE is connected to dual-signature PDs, CPort value requirements are specified in 33.3.7.6.

117

118 ----- End of Baseline text -----

119

120 Annex A- Calculations.

121 Item 5b Inrush-2P and Inrush-2P_max

122 For Inrush total of 0.4A min and 0.9A max per Table 33-15 item 5a, Inrush-2Pmin and max are given per
123 the following calculations for Table 33-11 item 5b:

124 The simulated unbalance on those pairs is ~23% rounded to 25%. So the minimum current on that pairs
125 of the same polarity is $0.4A * (1-0.25)/2 = 0.15A$ when we take Inrush_min..

126 The result for Inrush_max, will be $0.9 * (1+0.25)/2 = 0.5625A$ and so in that way we get the range for all
127 possibilities. I have rounded this number from 0.5625 to 0.600.

128 Please note that PoE cannot have Inrush=2x0.6A because row 5b forbids it. The max is 0.9A. Therefore
129 PSE has to meet both rows of Inrush and Inrush-2P per option.

130

131 Regarding Item 5c and 5d:

132 We can choose Inrush-2Pmin =0.4A or $Inrush_min * (1-0.25)/2 = 0.386 * Inrush_min$.

133 The reason that I choose 0.4A is because this value is <0.4 and may create difficulties to operate DS PD
134 signature PD if PSE wants to POWER it UP completely independent. I am not fully sure that it is the case
135 but right now I am careful so I am assuming the worst case.

136 The reason why we can work with 0.4A is because we are regulating each per set for 0.4A to 0.45a
137 precisely so there are no unbalance issues on those pairs.

138 On the other pairs there is the limit off 0.6A max which is the important issue and sufficient to limits
139 those pairs current.

140