

1 PSE PI P2PIunb Infrastructure requirements completion

2 **Comment:**

3 The following completes the infrastructure work needed for PSE PI P2PRUNB.

4 1. In previous drafts we add the equations needed for designing Rpair_max/min relationship in order to guarantee
5 compliance with system E2EP2PIunb/Runb objectives.

6 As we already know, E2EP2P_Iunb is function of power level and we care only for the worst case condition at maximum
7 system power level. E2EP2P_Iunb is decreased when load power is increased.

8 So far we have supplied the requirements for Type 3 and Type 4 maximum power i.e. class 6 and 8 and we need to
9 complete it for class 5 and 7 as well. This part will be addressed by expanding equation 33-4b to include requirements for
10 class 5 and 7.

11 2. In order to check for compliance, we need test setup that will include Channel and PD effective resistance to ensure
12 that the PSE under test meets the requirements. This part will be cover by Annex B which is a normative Annex.

13

14 **See next suggested Remedy.**

Suggested Remedy:

1. Replace the TBD in 33.2.7.4b (Test setup and test conditions for RPair_max and RPair_min) With: See Annex B.

2. Replace equation 33-4b with the missing parts required for each PSE power class as follows:

$$R_{Pair_max} = \begin{cases} k1 \times R_{Pair_min} + a1 & \text{for class 5} \\ 1.894 \times R_{Pair_min} - 0.053 & \text{for class 6} \\ k2 \times R_{Pair_min} + a2 & \text{for class 7} \\ 1.760 \times R_{Pair_min} - 0.042 & \text{for class 8} \end{cases}$$

Note: meeting equation 33-4b for class N (N=6,7 and 8) covers all classes below N.

Editor Note (to be removed prior to publication): k1,k2,a1 and a2 parameters will be specified in the next draft.

- 2. Insert Normative Annex 33B to the Annex section.**
- 3. Insert Informative Annex 33F to the Annex section**

ANNEX 33B [Normative] PSE PI Pair-to-Pair Resistance/Current Unbalance

Pair-to-pair current unbalance refers to current differences in powered pairs of the same polarity. Current unbalance can occur in positive powered pairs, negative powered pairs, or both when a system uses all four pairs to 4-pair power when both PSE Alternatives provide power to both PD Modes.

Current unbalance of a PSE shall be met with Rload_max and Rload_min as specified by table Yuval_1. The details for derivation of Rload_max and Rload_min can be found in Annex 33F.

A compliant unbalanced load consists of the channel (cables and connectors) and the PD effective resistances.

Equation 33-4b is described in 33.2.7.4a, specified for the PSE, assures that E2EP2PRunb will be met in a compliant 4-pair powered system. Fig. 33B-1 illustrates the relationship between PSE PI equation 33-4b and E2EP2PRunb.




Fig. 33B-1 PSE PI Unbalance specification and E2EP2PRunb

1

PSE Class	Rload_min, [Ω]	Rload_max, [Ω]
5	TBD	TBD
6	0.632	1.250
7	TBD	TBD
8	0.530	0.975

2

3 Table Yuval_1: Rload_max and Rload_min requirements.

4

5 Equation 33-4b specifies the PSE effective resistances required to meet E2EP2PRunb in the presence of all compliant,
6 unbalanced loads attached to the PSE PI. There are 3 alternate test methods for Rpse_max and Rpse_min and determining
7 conformance to equation 33-4b


8

9 **33B.1 direct measurements of Rpse_max and Rpse_min**

10 If there is access to internal circuits, effective resistance may be determined by sourcing current in each path
11 corresponding to maximum Pclass operation, and measuring the voltage across all components that contribute to the
12 effective resistance, including circuit board traces and all components passing current to the PSE PI output connection.
13 The effective resistance is the measured voltage Veff, divided by the current through the path e.g. the effective value of
14 Rpair_min = Veff1/i1 as shown in Fig. 33-B2.

15

16 The two sections that follow, 33B.2 and 33B.3 illustrate two other possible measurements of PSE effective resistances for
17 Rpse_max and Rpse_min equation 33-8 verification, if the internal circuits are not accessible.
18



19

20 Fig. 33B-2 direct measurements of effective Rpse_max and Rpse_min

21

22

23

1 **33B.2 Effective Resistance Measurement Method by measurement of current unbalance under worst case pair-**
 2 **to-pair load conditions**

3 Figure 33-B3 shows a possible test circuit for effective resistance measurements on a PSE port for evaluating
 4 conformance to Equation 33-4b.

5 The Effective Resistance Test Procedure is described below:

- 6 1) With the PSE powered on, set the following current values
 - 7 a. $10\text{mA} < I_2 < 50\text{mA}$
 - 8 b. $I_1 = 0.5 * (P_{\text{class_max}} / V_{\text{port}}) - I_2$.
- 9 2) Measure V_{diff} across V_1, V_2 .
- 10 3) Reduce I_1 by 20% ($=I_1'$). Ensure I_2 remains unchanged.
- 11 4) Measure V_{diff}' across V_1, V_2 .
- 12 5) Calculate R_{eff1} :
- 13 6) $R_{\text{eff1}} = [(V_{\text{diff}}) - (V_{\text{diff}}')] / (I_1 - I_1')$
- 14 7) Repeat procedure for R_{eff2} , with I_1, I_2 values swapped.
- 15 8) Repeat procedure for $R_{\text{eff3}}, R_{\text{eff4}}$.
- 16 9) Evaluate compliance with Equation 33-4b.




Fig. 33B-3 Effective resistance Test Circuit

17 The Effective resistance test method applies to the general case; if pair-to-pair balance is actively controlled in a manner
 18 that changes effective resistance to achieve balance, then the Current Unbalance Measurement Method described in
 19 33B3.3 should be used.

20 **33B.3 Current Unbalance Measurement Method**

21 Unbalanced load resistances must be selected per Table Yuval_1 . Current unbalance must be met for any pair-to-pair
 22 resistances meeting the equation; selected resistance values which provide adequate verification are dependent upon PSE
 23 circuit implementation and as such are left to the designer.

24 Fig. 33B-4 shows a test circuit for the current unbalance measurement.




Fig. 33B-4 Current Unbalance Test Circuit

26 The current unbalance test method is described below:

- 27 1) Use $R_{\text{load_min}}$ and $R_{\text{load_max}}$ from Table Yuval_1
- 28 2) With the PSE powered on, adjust the load for Max. P_{class} power at the PSE
- 29 3) Measure i_1, i_2
- 30 4) Swap $R_{\text{load_max}}, R_{\text{load_min}}$, repeat steps 1 and 2.
- 31 5) Repeat for i_3, i_4
- 32 6) Verify that the current unbalance in each case does not exceed $I_{\text{cont-2P_unb}}$ limit
 33 in table 33-11 item 4a.
- 34 Verification of $I_{\text{cont-2P_unb}}$ in step 6 confirms PSE conformance to Equation 334-b.

1 **33B.4 Channel resistance with less than 0.1Ω**

2

3 Icont_2P_unb_max was specified for total channel common mode pair resistance from 0.1Ω to 12.5Ω and worst case
4 unbalance contribution by a PD.

5 When PSE is needed to be tested for channel common mode resistance less than 0.1 Ω, i.e. $0 \Omega < Rch_x < 0.1 \Omega$, the PSE
6 should be tested with $(Rload_min - Rch_x)$ and $(Rload_max - Rch_x)$

7

8 **Annex F (Informative) - Derivation of Rload_max and Rload_min**

9 Editor Note (to be removed prior to publication): To consider the value of adding informative Annex F to present
10 Rload_max and Rload_min equation derivation and values.

11

12

----- **END OF REMEDY PART** -----

1 This part is not part of the Comment and Suggested Remedy. It is given here for explaining the derivation of the
2 procedure in 33B.2.

3 Equation Derivation

4 $V_{\text{diff}} = V_2 - V_1 = V_{R1} - V_{R2} = I_1 * R_1 - I_2 * R_2$ (Note: $V_2 > V_1$ because $I_1 \gg I_2$)

5 $V_{\text{diff}'} = V_2' - V_1' = V_{R1}' - V_{R2}' = I_1' * R_1 - I_2 * R_2$

6 $V_{\text{diff}} - V_{\text{diff}'} = (V_2 - V_1) - (V_2' - V_1') = (I_1 * R_1 - I_2 * R_2) - (I_1' * R_1 - I_2 * R_2) = I_1 * R_1 - I_1' * R_1$

7 $(I_2 * R_2)$ in the above equation cancels because I_2 is held to a constant value;

8 $(V_2 - V_1) - (V_2' - V_1') = I_1 * R_1 - I_1' * R_1$

9 $(V_2 - V_1) - (V_2' - V_1') = (I_1 - I_1') R_1$

10 And;

11
$$\frac{(V_2 - V_1) - (V_2' - V_1')}{(I_1 - I_1')} = R_1$$

14 Example: $R_{\text{eff}1} = 0.5$ Ohms, $R_{\text{eff}2} = 0.45$ Ohms, $I_1 = 300\text{mA}$, $I_1' = 240\text{mA}$, $I_2 = 10\text{mA}$

16 $V_{\text{diff}} = 300\text{mA} * 0.5 - 10\text{mA} * 0.45 = 145.5\text{mV}$

17 $V_{\text{diff}'} = 240\text{mA} * 0.5 - 10\text{mA} * 0.45 = 115.5\text{mV}$

18 $(V_{\text{diff}} - V_{\text{diff}'}) / (I_1 - I_1') = (.1455 - .1155) / (0.3 - 0.24) = 0.030 / 0.060 = 0.5 = R_{\text{eff}1}$

20 Assumption: 20% difference between I_1 and I_1' yields negligible change in $R_{\text{eff}1}$ at high currents: the
21 difference could be reduced to 10% or even less.

22