Francois Tremblay June 29, 2010



Historical perspective



- What was done for 10-16G modules?
- As the rates increases, module retiming becomes omnipresent
- Good connector technology is essential but is rarely sufficient
- Small form factor has not prevented retimed modules

10G+ Module Type	Interface
300pin (10G)	Retimed
X2/XENPAK/XPAK (10G)	Retimed
XFP (10G)	Retimed
SFP+ (8G/10G)	Limiting / Linear
Next Gen SFP+ (16G/10G)	Retimed
CFP (40/100G)	Retimed
CFP2 (100G)	Retimed ?



Which one is not retimed?



S parameter comparison at Nyquist




		SFP+ QSFP	Next Gen SFP+	CFP2
Data Rate		10 Gbps	14 Gbps	25-28 Gbps
Connector	Sdd21@nyquist	0.2 dB	0.2dB	0.5-1.2 dB
Connector	Sdd11@nyquist	14-17 dB	17-20dB	8-14 dB
Target channel	Total insertion loss @ nyquist	6.5 dB	12dB	12dB

- New connector technology targeted for CFP2 is a major improvement over SFP/QSFP
- This improvement is not sufficient to compensate for the 2.5X data rate increase
- This is a very challenging objective

Retimed vs. Non-retimed Rx interface




Full Retimed




Gennum and the Gennum logo are registered trademarks of Gennum Corporation.

All other product or service names are the property of their respective owners. Gennum Corporation 2008.



- Red path is accumulating a lot of jitter before the ASIC can retime it
- Insertion loss is up to ~17dB at nyquist
- Stressed eye optical source as described in table 88-8 is injected at the optical input of the module (green arrow)
- ROSA noise & LA jitter have <u>NOT</u> been included yet

ASIC @ 10 inches, 17dB at Nyquist, un-retimed Rx path (gennum



Gennum and the Gennum logo are registered trademarks of Gennum Corporation. All other product or service names are the property of their respective owners. Gennum Corporation 2008.

ASIC @ 6 inches, 12dB at Nyquist, un-retimed Rx path (gennum

measurement

ASIC input

Level1

Level0

Height

Width

RiseTime

FallTime

JitterPP

JitterRMS

WidthAtBER

HeightAtBER

Amplitude

Ch_out.Summarv

0.122

-0.161

0.283

0.000

0.000

0.000


-0.172


2.323E-11 2.208E-11


3.879E-11

9.950E-12

After DFE







DFE has no margin even without ROSA & LA noise

Gennum and the Gennum logo are registered trademarks of Gennum Corporation. All other product or service names are the property of their respective owners. Gennum Corporation 2008.

Module Connector

Ch in.Summary

0.281

-0.249

0.530

0.106

2.424E-11

2.659E-11

2.573E-11

1.219E-11

2,438E-12

9.309E-12

z'n

-s'n

0.038

0.4

0.2

0.1

0.0

₅' -0.1

-0.2

-0.3

-0.4

10

20

30

40

50

na.

out.Density

measurement

20

10

30

40

50

0.6

0.4

0.0

-0.2

-0.4

-0.6

Ch_in.Density

Level 1

Level0

Height

Width

Amplitude

RiseTime

FallTime


JitterPP

JitterRMS

WidthAtBER

HeightAtBER

Retimed Rx interface with 10" from module to ASIC




- Module retimer can handle optical jitter
- Red path is a clear transmission line
- ASIC DFE can efficiently retime the link from the module
- DFE will be able to work over 10 inches and more

gennum

Full retimed module with 10" to ASIC







	Retimer in	PCB loss	line card distance	module distance	vertical eye	horizontal eye	Link
	Module	dB at Nyquist	inches	inches	mV	mUI	Margin
Case A	NO	17	10	1	17	129	very poor
Case B	NO	12	6	1	92	276	poor
Case C	YES	17	10	1	130	421	good

Next step is to add ROSA noise and other impairments


This confirms initial intuition:

"this module will require full retiming."

POWER CDR vs. DFE vs. Limiting Amp



Power of DFE design used as a CDR




gennum

Unused DFE taps are not free


Limiting amp vs CDR design






- Current can be reduced since any additive jitter will be removed
- Job of the limiting amp is to increase the amplitude at the sampling point
- Enables the CDR+LA design to be similar power to than stand alone LA

Industry survey CDR



gennum



Conclusion

CFP2 Module will require full retiming to manage the optical impairments

gennum

 Power of full-retimed module is virtually equal to half-retimed module with limiting amplifier in the Rx path