


# Analog Interface for 10-Gb/s Ethernet

**Pieter Vorenkamp, Kevin Chan,  
Myles Wakayama, Nariman Yousefi**

**Broadcom Corporation, Irvine, CA**




# 10-Gb/s Ethernet Analog Interface




- Precoding in TX requires 8-bit resolution in TX DAC
- Minimum of 6-bit ADC resolution required in RX
- RX high-pass corner @ 200-MHz
- -20 to 0 dB RX attenuator for amplitude control

# RX Using 8-Interleaved ADCs



- 8 parallel 6-bit ADCs Sampling @  $5\text{-GHz}/8 = 625\text{-MHz}$   
[ISSCC2000: 6b, 800 MHz, 0.25u CMOS ADC - Matsushita]
- Sample & Hold required to eliminate jitter-induced errors  
(clock routing to comparators)
- Clock Generator for 8 phases timed for full-speed clock
- 1:2 Mux to Handle Digital I/O @ 312.5-MHz

# Feasibility of Interleaved 625-MS/s 6-bit ADCs




- $F_{\text{sample}}$
- Resolution
- $F_{\text{analog}}$
- $V_{\text{supply}}$
- Diff Analog Input
- INL /DNL
- Distortion @ 1GHz
- BER
- Power
- Latency
- Clock Jitter

- 625-MHz
- 6-bits
- 0 - 2 GHz
- 1.8V
- 1.0 Vpp Differential
- $< 1.0\text{-LSB}$  /  $< 0.5\text{-LSB}$
- $< -40\text{dB}$
- $< 10^{-15}$
- 36mW @ 1.8V / slice
- 3-4 Clock Cycles
- $< 3\text{ ps rms}$


Results  
Based on  
Preliminary  
Simulations  
in 0.18 $\mu\text{m}$   
CMOS

# PLL Architecture with 8-phase Clocks



# 3GHz PLL Jitter Measurements

# Measurement Setup



# Measured Jitter of PLL Output


- **Divider Output**

Trigger reference = Synthesizer

Offset from trigger = 0 $\mu$ s

**Jitter = 2.551ps rms**

Note: Includes Scope Jitter





# 10 Gigabit Ethernet Transmitter




# 10 Gigabit Ethernet Transmitter

---

- **Symbol rate = 5 Gbaud**
- **Symbol modulation = Pre-coded 5 PAM**
- **Output bandwidth ~ 4 GHz**
- **THD < -48dB**

# 10 Gig Ethernet Line Driver Circuit



# 10 Gig Ethernet Transmit Components

- **Current-mode Digital-to-Analog Converter (DAC)**




- Function - To convert pre-coded 5-PAM symbols to driver current
  - 8-bit digital input, 5Gsample/sec output
  - THD < -48dB
  - Single-ended output current = 5mA to 15mA
  - Output capacitance < 5pF
  - Implementation
    - Proven Broadcom's 500MHz 10-bit DAC in 0.35um CMOS process
    - Interleave four 1.25GHz 8-bit DAC in 0.13um CMOS process
- => Achieves 5Gsample/sec output

- **Current buffer**

- Function - To isolate DAC's capacitive output from laser diode's series resistance
- NPN Silicon Germanium RF Transistor (e.g., Infineon BFP620)
- 70GHz ft SiGe process
- Operating point
  - $I_{diode\_DC} = \sim 10\text{mA}$
  - Input impedance < 4.0ohms
  - Input capacitance < 0.9pF
  - Output capacitance < 0.15pF

- **Vertical Cavity Surface Emitting Laser (VCSEL)**

- $I_{on\_max} = 5\text{mA}$
- Input capacitance < 0.8pF
- Series resistance < 30ohms



# Bandwidth Analysis Feasibility

---

- **DAC to Current Buffer interface**
  - DAC output capacitance including buffer < 5.9pF
  - Current buffer input impedance < 4.0 ohms
  - Bandwidth =  $(1 / (2 * \pi * 4.5\text{ohms} * 7\text{pF})) = 6.74 \text{ GHz}$
- **Current Buffer to VCSEL interface**
  - Current buffer output capacitance including laser < 0.95pF
  - VCSEL series resistance < 30ohm
  - Bandwidth =  $(1 / (2 * \pi * 30\text{ohms} * 0.95\text{pF})) = 5.58 \text{ GHz}$
- **Overall Output Bandwidth ~ 4 GHz**