Clause 49 10**G**BASE-R PCS

- New Orleans, Louisiana
 - Pat Thaler
 - pat_thaler@agilent.com

Clause Status

- All elements from walker_1_0700 included.
- All figures except state machines are completed.
- State machine refinement is the main area of work remaining.

Major Issues

- Idle deletion
 - -when may idles be deleted
 - -minimum idle size
- Refinement of state machines
 - —change behavior during loss of lock and errors?
 - -harmonize to 802.3 state machine styles
- Delay constraints
 - -needed by flow control
 - -major because shared with other clauses.

Minor issues

- Delay constraints
- Are unused bits in block checked upon receive?
- Terminology refinement
 - add names for inputs and outputs to the layer below PCS independent of whether it is WIS or PMA.
- Prior PCS clauses had description of Phy stack
 - —Is this still where it belongs?

Assumptions

- Scrambler bit order
 - Used the bit order of implementation in proposal
 - changed the equation to match.
- Rate adaptation for WIS occurs in 10GBASE-R PCS
 - WIS can't do it because it has only scrambled data stream.