

## Changes to ANSI/IEEE Std 802.3-2000, Clause 22

EDITORIAL NOTES - This supplement is based on the current edition of IEEE Std 802.3, 2000. The editing instructions define how to merge the material contained here into this base document set to form the new comprehensive standard as created by the addition of IEEE P802.3af.

Editing instructions are shown in ***bold italic***. Three editing instructions are used: change, delete, and insert. ***Change*** is used to make small corrections in existing text or tables. The editing instruction specifies the location of the change and describes what is being changed either by using ~~striketrough~~ (to remove old material) or underscore (to add new material). ***Delete*** removes existing material. ***Insert*** adds new material without disturbing the existing material. Insertions may require renumbering. If so, renumbering instructions are given in the editing instruction. Editorial notes will not be carried over into future editions.

***Editors' Notes:*** *To be removed prior to final publication.*

***References:***  
None.

***Definitions:***  
None.

***Abbreviations:***  
None.

***Revision History:***  
Draft 1.0, December 2001                      Initial draft for review.

## 22. Reconciliation Sublayer (RS) and Media Independent Interface (MII)

### 22.2.4 Management functions

*Change the third paragraph of this subclause as follows:*

The MII basic register set consists of two registers referred to as the Control register (Register 0) and the Status register (Register 1). All PHYs that provide an MII shall incorporate the basic register set. All PHYs that provide a GMII shall incorporate an extended basic register set consisting of the Control register (Register 0), Status register (Register 1), and Extended Status register (Register 15). The status and control functions defined here are considered basic and fundamental to 100 Mb/s and 1000 Mb/s PHYs. Registers 2 through ~~12~~ are part of the extended register set. The format of Registers 4 through 10 are defined for the specific Auto-Negotiation protocol used (Clause 28 or Clause 37). The format of these registers is selected by the bit settings of Registers 1 and 15.

*Change the last Table 22-6 as follows.:*

**Table 22–6—MII management register set**

Register address	Register name	Basic/Extended	
		MII	GMII
0	Control	B	B
1	Status	B	B
2,3	PHY Identifier	E	E
4	Auto-Negotiation Advertisement	E	E
5	Auto-Negotiation Link Partner Base Page Ability	E	E
6	Auto-Negotiation Expansion	E	E
7	Auto-Negotiation Next Page Transmit	E	E
8	Auto-Negotiation Link Partner Received Next Page	E	E
9	MASTER-SLAVE Control Register	E	E
10	MASTER-SLAVE Status Register	E	E
<u>11</u>	<u>PSE Control register</u>	<u>E</u>	<u>E</u>
<u>12</u>	<u>PSE/PD Status register</u>	<u>E</u>	<u>E</u>
<del>13</del> through 14	Reserved	E	E
15	Extended Status	Reserved	B
16 through 31	Vendor Specific	E	E

### **22.2.4.3 Extended capability registers**

*Change the first paragraph of this subclause as follows:*

In addition to the basic register set defined in 22.2.4.1 and 22.2.4.2, PHYs may provide an extended set of capabilities that may be accessed and controlled via the MII management interface. ~~Eleven~~<sup>Nine</sup> registers have been defined within the extended address space for the purpose of providing a PHY-specific identifier to layer management, and to provide control and monitoring for the Auto-Negotiation process.

*Add the following two new subclauses after subclause 22.2.4.3.8, renumber current subcluse 22.2.4.3.9 to be subcluse 22.2.4.3.11.*

#### **22.2.4.3.9 PSE Control register (Register 11)**

Register 11 provides control bits that are used by a PSE. See 33.??.

#### **22.2.4.3.10 PSE/PD Status register (Register 12)**

Register 12 provides status bits that are supplied by a PSE and PD. See 33.??.