

August 2001

PSE-PD Inter-operate - Stability Analysis

Yair Darshan



Objectives

- Specify the requirements to ensure PSE - PD stability at Normal Powering Mode

- Strategy

- Using Impedance Design Criteria
 - Specify PD input impedance without input filter
 - Specify PD input filter output impedance
 - Specify PSE power supply output impedance



System Description at Normal Powering Mode




Figure -1



Problem Definition

- Under Specific Combinations of PSE output impedance and PD input Impedance
 - PSE - PD stability at Normal Powering Mode may be impaired
 - PD Power Supply Dynamic Performance will be changed

The reason:

- PD Power Supply Close Loop Transfer Function
May be Impaired if Additional Frequency Dependent Elements are Connected From the Power Source (PSE) to the Load (PD's DC/DC converter)



Impedance Allocation Map Measured from PSE Port to PD DC/DC converter input


Z_{in} , Z_o , Z_{o1}

$$R_a = \frac{(44V - 0.35A \cdot 20\Omega)}{0.35A} = 105.7\Omega$$

$$R_p = \frac{(44V - 0.4A \cdot 20\Omega)}{0.4A} = 90\Omega$$

$$Z_{in_min} = \frac{R_p}{3} = 30\Omega$$

(to allow design margin for PD
DC/DC output filter (L,C,R) effects)




Proposed Requirements for PD

- PD converter input EMI filter or Cable inductance followed by capacitor
 - PD designer will ensure stable operation of its DC/DC converter in a presence of an input filter powered through short cable (<1m) and long cable (>100m).
 - Input filter cutoff frequency $\ll$ Averaging LC filter cutoff frequency. (See Annex A)
 - The absolute value of the filter output impedance (Z_{o_pd}) will not exceed 2.7Ω with short cable (<1m) for $P_{max}=12.95W$ assuming PSE output impedance $<0.1\Omega$.
 - For $P_{max} < 12.95W$, Z_{o_pd} min will be $Z_{o_pd} = 2.7\Omega * 12.95 / P_{max}$.
- PD converter input impedance (without input-filter output impedance effect), Z_{in}
 - PD converter input impedance (Z_{in}) will be 30Ω min at max. load condition, P_{max} . (12.95W avg, 14.8W peak)
 - For loads $P_{max} < 12.95W$, Z_{in_min} will be $Z_{in_min} = 30\Omega * 12.95 / P_{max}$.
- All the above requirements should be met well above Fbw.
- Fbw=DC/DC converter closed loop cross over frequency.



Proposed Requirements for PSE Output Port

- PSE PS output impedance (Z_{o1}) shall be 0.3Ω max from DC to 100KHz at full load ($P_{max}=15.4W$).
 - For $P_{max}<15.4W$, $Z_{o1}= 0.3\Omega * 15.4/ P_{max}$
- PSE Port Output voltage should be 44V min when the load is changed dynamically from No Load to Full Load at frequency range from DC to 100KHz. (Compensating for R_{pse})
- Check worst case at PSE output port impedance resonance frequency if applicable.



PSE-PD at Normal Powering Mode - Stability Analysis.

Proposed Requirements for PSE and PD - Summary

