



IEEE 802.3af DTE Power via MDI Enhanced I/V Detection Method

Presented by PowerDsine:

Amir Lehr - amirl@powerdsine.com

Yair Darshan - yaird@powerdsine.com

Avinoam Levy - avinoaml@powerdsineusa.com

Ronen Heldman - ronenh@powerdsine.com



Enhanced Non-Linear PDTE Signature Concept


- PDTE power supply input Capacitor as the signature ID element
- Input Capacitor has to be within a predetermined value range for valid signature (suggested range: 47-470uF)
- Power supply input capacitance \gg than capacitance of a non-powered DTE, existence of capacitance in this value range is unique
- PTDE features low leakage current when input voltage is lower than V_{on} ($V_s < V_{on}$)



Detection & Operation Process

- Probing current limited to 25mA for 20mS
- Measure the developed voltage at start and end
- Calculate voltage change and map results
- If voltage rise within range - activate power
- Deactivate power if $I_{LOAD} > I_{max}$ or $I_{LOAD} < I_{min}$ for longer than set interval

Detection & Overload Protection Circuit




Detection pulse (I_{probe}) is current limited to 25mA for 20mSec -
Average signal power < 3mW




DTE Signature Element

PDTE






Normal Operation Conditions





Signature Validation Process


- Measuring the voltage change resulting from charging a capacitor with constant current for predetermined duration
- Measuring Voltage rise, dV_s on power source output
- Calculating $C_m = I_{probe} * dT / dV_s$
- Signature is valid if $47\mu F < C_m < 470\mu F$ (*)



(*) $C_{min} = 47\mu F$ to ensure $C_{min} \gg C_{NON_PDTE}$ (C_{NON_PDTE} may reach $0.1\mu F$), $C_{max} = 470\mu F$, practical input capacitor for 15W DC/DC converter.



Responses to Detection Probing Signal






Detection Algorithm will reject:

- Open circuits
- Short circuits
- Bob Smith terminations
- Line transformers
- Feeding port with identical or opposite polarity
- Anything that does not present voltage rise within range

ESD Immunity





Advantages

- Both the detection & the signature elements are inherent components in existing overload protection and DTE input power supply
- Silicon based solution without magnetics can be easily integrated in existing hardware
- Low AC-impedance ID element functions as noise suppressor
- Voltage rise on 47-470uF cap is higher than on 25KOhm resistor with 25mA @ 20mS signal. Thus the leakage current into the PDTE can be as high as 2.5mA and the use of standard power controllers is possible (I.e. TI/Unitrode, Motorola, etc. 1mA off current)
- Compatible with PDTE Diode Bridge for reversed polarity correction



Operation Flow Chart

