

**IEEE Channel Model Ad Hoc  
Meeting Notes, October 21, 2004**

- Stephen Anderson volunteered to take meeting notes.
- The next meeting is 2 weeks from today (November 4).
- Deadline to request time to present at the plenary is November 10.

Project Timeline:

- Schedule is subject to 4-month slips.

Presentation on "Status Summary and the Path Forward" (Healey):

- Review of project justification
- ACTA was frequently quoted in initial work
- Historical view of test points
- Show relationship of existing SDD21 plot to other standards
- Core issue: To what degree do we support stubs?
- ACTA implies possible stubs
- Need to move on to normative channel
- Solicit proposals for November 4 meeting (refer to slide 34)

Discussion:

- Mellitz: Desire expressed to include trace impedance mismatches at the card-backplane interface (in addition to stub effects)
- Booth: Chip vendor looks at overall channel -- effects are assumed to be included
- Seemann: Need guidance for both the channel makers and silicon makers
- Healey: Normative channel model is a guideline for the channels makers and silicon vendors. Standard will not be an implementation guide.
- Seemann: May not end up playing cleanly. Normative channel specification methodology and target channel are de-coupled issues.
- Seemann: Wants a normative channel model that allows trade-offs. This carves out the largest solution space.

Next Meeting:

- November 4, 2004 (10AM PDT) if there are proposals to be considered.

Straw Poll (refer to slide 29):

**Question(s):**

- Should 1000BASE-KX support "current practices"?
- Should 10GBASE-KX4 support "current practices"?
- Should 10GBASE-KR support "current practices"?

	First	Last	e-mail	1000BASE-KX		10GBASE-KX4		10GBASE-KR	
				Y	N	Y	N	Y	N
1	Joe	Abler	<a href="mailto:abler@us.ibm.com">abler@us.ibm.com</a>	1		1			1
2	Michael	Altmann	<a href="mailto:michael.w.altmann@intel.com">michael.w.altmann@intel.com</a>	1		1		1	
3	Stephen	Anderson	<a href="mailto:Steve.Anderson@xilinx.com">Steve.Anderson@xilinx.com</a>		1		1		1
4	Majid	Barazande-Pour	<a href="mailto:mbarazan@vitesse.com">mbarazan@vitesse.com</a>	1		1		1	
5	Brad	Booth	<a href="mailto:bradley.booth@intel.com">bradley.booth@intel.com</a>	1		1		1	
6	Joe	Caroselli	<a href="mailto:joec@lsil.com">joec@lsil.com</a>	1		1			1
7	Luke	Chang	<a href="mailto:luke.chang@intel.com">luke.chang@intel.com</a>	1		1		1	
8	John	D'Ambrosia	<a href="mailto:john.dambrosia@tycoelectronics.com">john.dambrosia@tycoelectronics.com</a>	1		1		1	
9	Mike	Lerer	<a href="mailto:mike@mike-lerer.com">mike@mike-lerer.com</a>	1		1			1
10	Cathy	Liu	<a href="mailto:cathyl@lsil.com">cathyl@lsil.com</a>	1		1			1
11	Richard	Mellitz	<a href="mailto:richard.mellitz@intel.com">richard.mellitz@intel.com</a>	1		1		1	
12	Charles	Moore	<a href="mailto:charles_moore@agilent.com">charles_moore@agilent.com</a>	1			1		1
13	Mike	Oltmanns	<a href="mailto:m_oltmanns@comcast.net">m_oltmanns@comcast.net</a>		1		1		1
14	William	Peters	<a href="mailto:william.r.peters@intel.com">william.r.peters@intel.com</a>	1		1		1	
15	Petre	Popescu	<a href="mailto:popescu@quaketechnology.com">popescu@quaketechnology.com</a>	1		1		1	
16	Minh	Quach	<a href="mailto:minh_quach@agilent.com">minh_quach@agilent.com</a>	1		1		1	
17	Shannon	Sawyer	<a href="mailto:shannon_sawyer@agilent.com">shannon_sawyer@agilent.com</a>	1		1		1	
18	Brian	Seemann	<a href="mailto:brian.seemann@xilinx.com">brian.seemann@xilinx.com</a>	1		1			1
19	Fulvio	Spagna	<a href="mailto:fulvio.spagna@intel.com">fulvio.spagna@intel.com</a>	1		1		1	
20	Apoorv	Srivastava	<a href="mailto:apoorv@vitesse.com">apoorv@vitesse.com</a>	1		1		1	
21	George	Tang	<a href="mailto:gtang@lsil.com">gtang@lsil.com</a>	1		1			1
22	Peter	Tomaszewski	<a href="mailto:tomaz@force10networks.com">tomaz@force10networks.com</a>	1		1			1
23	Schelto	van Doorn	<a href="mailto:schelto.vandoorn@intel.com">schelto.vandoorn@intel.com</a>	1		1		1	
24	Brian	von Herzen	<a href="mailto:BrianVon@FPGA.com">BrianVon@FPGA.com</a>		1		1		1
				<b>21</b>	<b>3</b>	<b>20</b>	<b>4</b>	<b>13</b>	<b>11</b>

Attendance List:

First	Last	e-mail	Dec. 21	Nov. 4
Joe	Abler	<a href="mailto:abler@us.ibm.com">abler@us.ibm.com</a>	X	
Michael	Altmann	<a href="mailto:michael.w.altmann@intel.com">michael.w.altmann@intel.com</a>	X	
Nitish	Amin	<a href="mailto:namin@vitesse.com">namin@vitesse.com</a>	X	
Stephen	Anderson	<a href="mailto:Steve.Anderson@xilinx.com">Steve.Anderson@xilinx.com</a>	X*	
Majid	Barazande-Pour	<a href="mailto:mbarazan@vitesse.com">mbarazan@vitesse.com</a>	X	
Brad	Booth	<a href="mailto:bradley.booth@intel.com">bradley.booth@intel.com</a>	X	
Joe	Caroselli	<a href="mailto:joec@lsil.com">joec@lsil.com</a>	X	
Luke	Chang	<a href="mailto:luke.chang@intel.com">luke.chang@intel.com</a>	X	
John	D'Ambrosia	<a href="mailto:john.dambrosia@tycoelectronics.com">john.dambrosia@tycoelectronics.com</a>	X	
Justin	Gaither	<a href="mailto:Justin.Gaither@xilinx.com">Justin.Gaither@xilinx.com</a>	X	
Adam	Healey	<a href="mailto:ahealey@agere.com">ahealey@agere.com</a>	X	
Mike	Lerer	<a href="mailto:mike@mike-lerer.com">mike@mike-lerer.com</a>	X	
Cathy	Liu	<a href="mailto:cathyl@lsil.com">cathyl@lsil.com</a>	X	
David	McCallum	<a href="mailto:David.McCallum@molex.com">David.McCallum@molex.com</a>	X	
Richard	Mellitz	<a href="mailto:richard.mellitz@intel.com">richard.mellitz@intel.com</a>	X	
Charles	Moore	<a href="mailto:charles_moore@agilent.com">charles_moore@agilent.com</a>	X	
Mike	Oltmanns	<a href="mailto:m_oltmanns@comcast.net">m_oltmanns@comcast.net</a>	X	
Gary	Oleynick	<a href="mailto:Gary.Oleynick@fciconnect.com">Gary.Oleynick@fciconnect.com</a>	X	
William	Peters	<a href="mailto:william.r.peters@intel.com">william.r.peters@intel.com</a>	X	
Petre	Popescu	<a href="mailto:popescu@quaketech.com">popescu@quaketech.com</a>	X	
Minh	Quach	<a href="mailto:minh_quach@agilent.com">minh_quach@agilent.com</a>	X	
Shannon	Sawyer	<a href="mailto:shannon_sawyer@agilent.com">shannon_sawyer@agilent.com</a>	X	
Brian	Seemann	<a href="mailto:brian.seemann@xilinx.com">brian.seemann@xilinx.com</a>	X	
Jimmy	Sheffield	<a href="mailto:Jimmy.Sheffield@tycoelectronics.com">Jimmy.Sheffield@tycoelectronics.com</a>	X	
Fulvio	Spagna	<a href="mailto:fulvio.spagna@intel.com">fulvio.spagna@intel.com</a>	X	
Apoorv	Srivastava	<a href="mailto:apoorv@vitesse.com">apoorv@vitesse.com</a>	X	
George	Tang	<a href="mailto:gtang@lsil.com">gtang@lsil.com</a>	X	
Peter	Tomaszewski	<a href="mailto:tomaz@force10networks.com">tomaz@force10networks.com</a>	X	
Schelto	van Doorn	<a href="mailto:schelto.vandoorn@intel.com">schelto.vandoorn@intel.com</a>	X	
Brian	von Herzen	<a href="mailto:BrianVon@FPGA.com">BrianVon@FPGA.com</a>	X	
Chris	Wittensoldner	<a href="mailto:wittensoldner@agere.com">wittensoldner@agere.com</a>	X	

\* Meeting notes volunteer.