

1 **XX.1 Forward Error Correction for 10GBASE-KR PHY**

2
3

4 **XX.1.1 Overview**

5 This subclause specifies a Forward Error Correction (FEC) mechanism for the 10GBASE-KR PHY to provide
6 additional gain to increase the link budget and BER performance on a broader set of back plane channels as
7 defined in clause 69.

8 **XX.1.2 Objectives**

9 The following are the objectives for the FEC:

- 10
- 11 1. To support Forward Error Correction mechanism for 10GBASE-KR PHYs.
 - 12 2. To support the full duplex mode of operation of the Ethernet MAC.
 - 13 3. To support the PCS, PMA and PMD sublayers defined for 10GBASE-KR.
 - 14 4. To provide a 10.3125 Gb/s effective data rate at the service interface presented by the PMA sublayer.
 - 15 5. Support operations over links consistent with differential, controlled impedance traces on a printed circuit
16 board with 2 connectors and total length up to at least 1m meeting the requirements of 69.3.
 - 17 6. Support a BER objective of 10^{-12} or better.

18 **XX.1.2 Functional Block Diagram**

19 Figure XX-1 shows the functional block diagram of FEC for 10GBASE-KR PHY and the relationship between
20 the PCS and PMA sublayers.
21




Figure XX-1 FEC Functional block diagram

1
2
3
4

1 **XX.1.3 FEC Service Interface**

2 The FEC Service Interface is provided to allow the 10GBASE-KR PCS to transfer information to and from the
3 FEC. These services are defined in an abstract manner and do not imply any particular implementation. The FEC
4 Service Interface supports exchange of data-units between PCS entities on either side of a 10GBASE-KR link
5 using request and indication primitives. Data-units are mapped into FEC frames by the FEC and passed to the
6 PMA, and vice versa.

7
8 The following primitives are defined within the FEC Service Interface:

9 FEC_UNITDATA.request(tx_data-group<15:0>)

10 FEC_UNITDATA.indication(rx_data-group<15:0>)

11 FEC_SIGNAL.indication(SIGNAL_OK)

12 13 **XX.1.3.1 FEC_UNITDATA.request**

14 This primitive defines the transfer of data in the form of constant-width data-units from the PCS to the FEC. The
15 data supplied via FEC_UNITDATA.request mapped by the FEC Transmit process into the payload capacity of
16 the outgoing FEC frame stream.

17 18 **XX.1.3.2 Semantics of the service primitive**

19
20 FEC_UNITDATA.request(tx_data-group<15:0>)

21
22 The data conveyed by FEC_UNITDATA.request is a 16-bit vector representing a single data-unit that has been
23 prepared for transmission by the 10GBASE-KR PCS Transmit process.

24 25 **XX.1.3.3 When generated**

26 The 10GBASE-KR PCS sends tx_data-group<15:0> to the FEC at a nominal rate of 644.53125MHz.

27 28 **XX.1.3.4 Effect of receipt**

29 Upon receipt of this primitive, the FEC Transmit process maps the data conveyed by the tx_data unit<15:0>
30 parameter into the payload of the transmitted FEC frame block stream, adds FEC overhead as required, scrambles
31 the data, and transfers the result to the PMA via the PMA_UNITDATA.request primitives.

32 33 **XX.1.4 FEC_UNITDATA.indication**

34 This primitive defines the transfer of received data in the form of constant-width data-units from the FEC to the
35 PCS. FEC_UNITDATA.indication is generated by the FEC Receive process in response to FEC frame block data
36 received from the PMA.

37 38 **XX.1.4.1 Semantics of the service primitive**

39
40 FEC_UNITDATA.indication(rx_data-unit<15:0>)

41
42 The rx_data-unit<15:0> parameter is a 16-bit vector that represents the data-unit transferred by the FEC to the
43 10GBASE-KR PCS.

44 45 **XX.1.4.2 When generated**

46 The FEC sends one rx_data-unit<15:0> to the 10GBASE-KR PCS whenever it has delineated exactly 16 bits of
47 valid payload information from the incoming FEC data stream received from the PMA sublayer. The nominal rate
48 of generation of the FEC_UNITDATA.indication primitive is 644.53125 Mtransfers/s.

49 50 **XX.1.4.3 Effect of receipt**

51 The effect of receipt of this primitive by the FEC client is unspecified by the FEC.

52

1 **XX.1.5 FEC_SIGNAL.indication**

2 This primitive is sent by the FEC to the PCS to indicate the status of the Receive process.
3 FEC_SIGNAL.indication is generated by the FEC Receive process in order to propagate the detection of severe
4 error conditions (e.g., no valid signal being received from the PMA sublayer) to the PCS.
5

6 **XX.1.5.1 Semantics of the service primitive**

7
8 FEC_SIGNAL.indication(SIGNAL_OK)
9

10 The SIGNAL_OK parameter can take one of two values: OK or FAIL. A value of OK denotes that the FEC
11 Receive process is successfully delineating valid payload information from the incoming data stream received
12 from the PMA sublayer, and this payload information is being presented to the PCS via the
13 FEC_UNITDATA.indication primitive. A value of FAIL denotes that errors have been detected by the Receive
14 process that prevent valid data from being presented to the PCS, in this case the FEC_UNITDATA.indication
15 primitive and its associated rx_data-unit<15:0> parameter are meaningless.
16

17 **XX.1.5.2 When generated**

18 The FEC generates the FEC_SIGNAL.indication primitive to the 10GBASE-KR PCS whenever there is a change
19 in the value of the SIGNAL_OK parameter.
20

21 **XX.1.5.3 Effect of receipt**

22 The effect of receipt of this primitive by the FEC client is unspecified by the FEC.
23

24 **XX.2.1 FEC Principle of Operation**

25
26 The FEC module uses Quasi Cyclic (QC) binary burst error correction code QC(2112, 2080) for error checking
27 and forward error correction. The FEC block length of 2112 bits consists of 2080 bits of payload and 32 bits of
28 overhead.
29

30 The FEC module uses 32 compressed sync bits from the 64b/66b encoded data of the PCS sublayer to add the
31 parity check bits. The 10GBASE-KR 64b/66b PCS maps 64 bits of scrambled payload and 2 bits of unscrambled
32 sync header into 66-bit encoded blocks. The 2-bit sync header allows establishment of 64b/66b block boundaries
33 by the PCS sync process. The sync header is 01 for data blocks and 10 for control blocks and always ensures
34 transition between the blocks to establish 64b/66b block boundaries. The FEC module compresses the 2 bits of
35 the sync header to 1 transcode bit. The transcode bit carries the state of 10GBASE-KR sync bits for the
36 associated payload. This is achieved by eliminating the 1st bit in 64b/66b block, which is also the first sync bit,
37 and preserving the 2nd bit. The value of the 2nd bit defines the value of the removed 1st bit uniquely, since it is
38 always an inversion of the 1st bit on TX side. The transcode bits are further scrambled to ensure DC balance. The
39 error detection property of the binary burst code is used to establish block synchronization at FEC block boundaries
40 at the receiver. If decoding passes successfully, the decoder produces 65 bits, the first decoded bit being the
41 transcode bit. Then the 1st sync bit in 64b/66b code is constructed by the inversion of the transcode bit, and the
42 value of the 2nd sync bit is equal to the transcode bit.
43

44 The 16-bit data transmitted from the PCS gearbox function is FEC encoded and sent to the PMA sublayer,
45 similarly the 16-bit data received from the PMA sublayer is decoded back to 64b/66b blocks and sent to the PCS
46 block sync/receive function.
47

48 **XX.2.1.1 FEC block Format**

49 The frame format for the FEC block is shown in table XX-1. The length of the FEC frame block is 2112 bits.
50 Each FEC frame block contains 32 rows of 65 bits each; 64 bits of payload and 1 bit transcoding overhead (T bits)
51 At the end of each frame block there is 32-bit overhead or parity check bits.
52

Table XX-1—FEC block frame format

T₀	64 Bit Payload Word 0	T₁	64 Bit Payload Word 1	T₂	64 Bit Payload Word 2	T₃	64 Bit Payload Word 3
T₄	64 Bit Payload Word 4	T₅	64 Bit Payload Word 5	T₆	64 Bit Payload Word 6	T₇	64 Bit Payload Word 7
T₈	64 Bit Payload Word 8	T₉	64 Bit Payload Word 9	T₁₀	64 Bit Payload Word 10	T₁₁	64 Bit Payload Word 11
T₁₂	64 Bit Payload Word 12	T₁₃	64 Bit Payload Word 13	T₁₄	64 Bit Payload Word 14	T₁₅	64 Bit Payload Word 15
T₁₆	64 Bit Payload Word 16	T₁₇	64 Bit Payload Word 17	T₁₈	64 Bit Payload Word 18	T₁₉	64 Bit Payload Word 19
T₂₀	64 Bit Payload Word 20	T₂₁	64 Bit Payload Word 21	T₂₂	64 Bit Payload Word 22	T₂₃	64 Bit Payload Word 23
T₂₄	64 Bit Payload Word 24	T₂₅	64 Bit Payload Word 25	T₂₆	64 Bit Payload Word 26	T₂₇	64 Bit Payload Word 27
T₂₈	64 Bit Payload Word 28	T₂₉	64 Bit Payload Word 29	T₃₀	64 Bit Payload Word 30	T₃₁	64 Bit Payload Word 31
32 parity bits		Total Block length = (32 x 65) + 32 = 2112 bits					

XX 2.1.2 Functions within FEC Module

The FEC comprises the FEC Encode block, Reverse Gearbox block, FEC decode block and FEC block synchronization.

The transmit data-units are sent from the FEC encoder to the PMA service interface via the PMA_UNITDATA.request primitive. When the transmit channel is in test-pattern mode, a test pattern is packed into the transmit data-units that are sent to the PMA service interface via the PMA_UNITDATA.request primitive.

XX.2.1.2.1 FEC Encoder

The FEC encoder connects to the PCS Gearbox functions using the 16-bit tx_data_goup. The FEC encoder takes 32 64b/66b blocks from PCS and encodes it into single FEC block of 2112 bits, QC(2112, 2080). The FEC Encoder takes only one sync bit as a part of the message to encode and the second bit is removed. The sync bit sequence of 10 is encoded into 1 and sync bit sequence of 01 is encoded into 0. The resulting 32x65 = 2080 bits with the frame format as shown in Table XX-1 are fed to the encoder, which produces 32 parity-check bits and is appended at the end of the FEC frame block.

XX.2.1.2.1.1 Reverse Gearbox function

The reverse gearbox adapts between the 66-bit width of the blocks and the 16-bit width of the PCS interface. It receives the 16-bit stream from the PCS interface and converts them back to 66-bit encoded blocks for the FCS Encoder to process. The reverse gearbox function operates in the same manner as the block sync function as defined in 49.2.9.


When the transmit channel is operating in normal mode, the reverse gearbox function receives data via 16-bit FEC_UNITDATA.request primitive. It will form a bit stream from the primitives by concatenating requests with the bits of each primitive in order to form tx_data-group<0> to tx_data-group<15> (see Figure 49-6). It obtains lock to the 66-bit blocks in the bit stream using the sync headers and outputs 66-bit blocks. Lock is obtained as specified in the block lock state machine shown in Figure 49-12.

The reverse gearbox functionality is necessary only when the optional PMA compatibility interface named XSBI is implemented between the PCS and FEC functions, since that interface passes data via a 16-bit wide path. When the XSBI is not implemented the internal data-path width between the PCS and PMA is an implementation choice. Depending on the path width, the gearbox and reverse gearbox functionalities may not be necessary.

XX.2.1.2.1.2 FEC transmission bit ordering

1
2
3

The format of the FEC frame block and the transmit bit ordering is shown in Figure XX-2 below.



4
5
6
7
8
9

Figure XX-2—Transmission bit ordering

XX.2.1.2.1.3 FEC QC(2112,2080) Encoder

The block diagram of the FEC Encoder is illustrated in figure XX-3. The 32 x 65 bit payload blocks are encoded by the QC(2112,2080) code. This code is linear quasi-cyclic code that can be encoded by generator polynomial $g(x)$. The resulting payload block including the T bits is scrambled using the PN-2112 pseudo-noise sequence as described in XX.2.1.2.1.3.

The generator polynomial $g(x)$ for the QC(2112, 2080) parity-check bits is defined as given below.

$$g(x) = x^{32} + x^{23} + x^{21} + x^{11} + x^2 + 1,$$

then, if the polynomial representation of information bits is $m(x)$, the codeword $c(x)$ can be calculated in systematic form as

$$r(x) = x^{32}m(x) \text{ mod } g(x),$$

$$c(x) = r(x) + x^{32}m(x).$$

(Multiplication on x^{32} is performed using shifts). Systematic form of the codeword means that first 2080 bits of the codeword are information bits that can be extracted directly.




Figure XX-3—QC(2112,2080) encoding

XX.2.1.2.1.4 PN-2112 pseudo-noise sequence

The PN-2112 is the pseudo-noise sequence of length 2112 generated by the polynomial $r(x)$ that is equal to the scrambler polynomial as defined in clause 49.2.6 with initial state $S_{57}=1$, $S_{i-1}=S_i \text{ XOR } 1$ or simply the binary sequence of 101010.... Before each codeword processing (encoding or decoding) the PN-2112 generator is initialized with this state of 101010..... The scrambling with PN-2112 sequence at the FEC codeword boundary is necessary for establishing FEC block synchronization (to ensure that any shifted input bit sequence will not be equal to another FEC codeword) and to ensure DC balance.

$$r(x) = 1 + x^{-39} + x^{-58} \tag{49-1}$$

XX.2.1.2.2 FEC Decoder

The FEC decoder establishes synchronization basing on repeated decoding of the received sequence. Decoding and error correction is performed after synchronization is achieved. There is a configuration option for the FEC decoder to indicate any decoding errors to the upper layer.

The FEC decoder recovers and extracts the information bits using the parity-check data. In case of successful decoding the decoder restores the sync bits in each of the 64B/66B blocks sent to the PCS function. When the decoder is configured to indicate decoding error, the decoder indicates error to the PCS by means of setting both sync bits in each of the 64B/66B block to the same value (11), thus forcing the above sublayer to consider this block as invalid.


1
 2 When the receive channel is in normal mode of operation the FEC Synchronization process continuously monitors
 3 PMA_SIGNAL.indicate(SIGNAL_OK). When SIGNAL_OK indicates OK the FCS Synchronization process
 4 accepts data-units via the PMA_UNITDATA.indicate primitive. It attains block synchronization based on the
 5 decoding of FEC frame blocks and conveys received blocks to the PCS Receive process. The FEC
 6 Synchronization process sets the sync_status flag to the PCS function to indicate whether the FEC has obtained
 7 synchronization.
 8
 9

10 **XX.2.1.2.2.1 QC(2112,2080) decoding**

11
 12 The FEC decoding scheme is shown in Figure XX-6. The decoder processes the 16-bit rx_data_group stream
 13 received from the PMA sublayer and descrambles the data using the PN-2112 pseudo-noise sequence as described
 14 in XX.2.1.2.1.4. The synchronization of 2112 bit FEC frame blocks is established using FEC decoding as
 15 described in the flow diagram XX-4. Each row of the 32 65-bit data is extracted from the recovered FEC block
 16 and the 2 bit frame sync is reconstructed for the 64b/66b codes from the 1st bit as shown in Figures XX-4 and XX-
 17 5. Configuration option for FEC decoder is available to indicate error while reconstructing the removed sync bits
 18 based on normal condition or error condition:
 19

- 20 - reconstruct sync bits to be one of the possible combinations: “01” or “10”, if decoding successful.
- 21 - reconstruct sync bits to additional codes “00” and “11” if decoding error occurred.

22
 23 This information corresponds to one complete (2112,2080) FEC frame block that is equal to 32 64B/66B code
 24 blocks.
 25



26
 27
 28 **Figure XX-4—Reconstructing sync bits in 64B/66B block**
 29




Figure XX-5—Defining the value of x0 bit

1
2
3
4
5




Figure XX-6—QC(2112,2080) decoding

6
7
8
9

XX.2.1.2.2.2 FEC Block synchronization

The receive synchronization of FEC frame blocks is illustrated by the flow diagram in figure XX-7.

1




Figure XX-7 —QC(2112,2080) FEC receive sync and decoding

2

3

4

5

Recive Frame synchronization is achived using conventional n/m serial locking techniques as described below:

7

- Test a candidate block start position
 - Evaluate parity for the potential block
 - If it fails shift candidate start by one bit position and try again
- Validate potential block start position has good parity for “n” consecutive blocks
 - If any of them fail shift candidate start one bit position and start again
- Block Sync is established.
- If “m” consecutive blocks are received with bad parity, drop Block Sync and restart again at 1.
- If “n” consecutive blocks are received with good parity, report Block Sync

8

9

10

11

12

13

14

15

The procedure is repeated at most 2111 times for all bits positons in the 2112 code word. The default value for variables m=8 and n=4.

16

17

18

19

XX.2.1.3 Test Pattern Generator

The test pattern generator shall be same as defined in clause 49.2.8

20

21

22

XX.2.1.4 Test Pattern Checker

The test pattern checker shall be same as defined in clause 49.2.12

23

24

25

26

EDITOR’s NOTE: Add following changes (FEC specific) to Auto-Neg subclauses in 73.

27

28

Insert the following subclause after 73.6.4 Technology Ability Field and renumber accordingly

29

1

2 73.6.6 FEC capability

3 FEC (F0) is encoded in bit D47 of the base Link Code Word. The default value is logic zero. When the FEC
4 capability bit F0 is set to logic one, it indicates that the FEC function is enabled for 10GBASE-KR PHY.

5

6 Since the Local Device and the Link Partner may have enabled the FEC bits differently the priority resolution
7 function is used to select the FEC modes in the device. The FEC is enabled on the link only if both ends advertise
8 the same status on the F0 bits.

9

10 *EDITOR's NOTE: Add following changes (FEC specific) to subclauses in 45.*

11

12 *Insert the following row to table 45-53 in subclause 45.2.1.75 and renumber reserved bits as shown*

13

14 Bit 1.150.15:24 Reserved Value always zero, writes ignored R/W

15 Bit 1.150.2 Enable FEC Error Indication A write of 1 to this bit configures FEC decoder to indicate Error to the
16 upper layer R/W

17 Bit 1.150.2 Enable FEC A write of 1 to this bit enables FEC in the 10GBASE-KR PHY R/W

18

19 *Insert the following subclauses after 45.2.1.75.2 and renumber accordingly*

20

21 45.2.1.75.3 Enable FEC (1.150.2)

22

23 This bit enables FEC for the 10GBASE-KR PHY in the Local Device

24

25 45.2.1.75.4 Enable FEC Error Indication (1.150.2)

26

27 This bit enables the FEC decoder to indicate decoding errors to the upper layers (PCS) through the sync bits for
28 the 10GBASE-KR PHY in the Local Device.

29