Forward Error Correction proposal for 10G Backplane Ethernet

Andrey Belogolovy, Andrey Ovchinnikov, Ilango Ganga, Luke Chang



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

Contributors & Supporters

Contributors & Supporters

- Andre Szczepanek Texas
- **Supporters**
- Amir Bar-Niv
- Harmeet Bhugra

Texas Instruments

- Mysticom
- IDT



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

Objectives

- FEC to provide additional gain
 - BER objective of 10⁻¹² or better on broader set of channels (green/gray)
 - Achieve 10⁻¹² in a 10⁻⁷ channel with error propagation as discussed in szczepanek_05_0505.pdf
 - Meet Mean Time to False Packet Acceptance (MTTFPA) requirements for 10GbE
- Minimum changes to existing sublayers
 - Locate between PCS & PMA and be compatible with existing PCS (clause 49) & PMA (clause 51)
 - No increase in baud rate or decrease in payload rate
 - Low overhead (latency/area/power)
- Leverage previous work presented to the 802.3ap task force
 - FEC proposal made by Szczepanek in Mar '05 interim (Reference: szczepanek_01_0305.pdf)
 - Error Propagation results by Belogolovy & Szczepanek in May '05 interim (Reference: szczepanek_05_0505.pdf)
- Negotiate FEC capability through AN

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

Overview

- Main parameters of PHY proposal
- FEC code description
- Performance and comparison
- Framing
- FEC sublayer synchronization
- Auto-Negotiation
- Implementation
- Conclusions



Intel Research & Development

Page 4

Parameters of PHY proposal

- Binary burst error correction code (2112, 2080)
- Modulation: BPSK{+1,-1} (NRZ)
- Equalization: from 802.3ap D2.0 spec
- Symbol rate: 10.3125G
- Compression and usage of 32 sync bits from 64B/66B blocks
- Compatibility with Clause 49 & Clause 51 (use of 16-bit data path as in XSBI)



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

FEC description


- QC(2112, 2080) burst error correction code is a shortened cyclic code with 32 redundant bits
- Generator polynomial
 - $-g(x)=x^{32}+x^{23}+x^{21}+x^{11}+x^{2}+1$
- For (2112, 2080) code
 - encoder: systematic, represented by LFSR of length 32
 - decoder: Meggitt decoder for shortened cyclic codes
 - detector: syndrome calculation
 - Performance: able to correct error burst of length up to 16 (based on simulations)
- PN-2112 bit sequence
 - Generated by scrambler polynomial from Clause 49 $r(x) = x^{58} + x^{39} + 1$ with initial state of $x^{57}=1$ and $x^{i-1}=x^i(XOR)1$ or binary 101010....
 - For every codeword PN-2112 sequence is returned to its initial state

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

Simulation pipeline






IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

Gains of FEC



Considering bit error rate, FEC with 32 redundant bits give:

- 2dB coding gain at BER=10⁻⁸, 2.5dB gain at BER=10⁻¹²


- BER goes from ~ 10^{-7} to 10^{-12} with same SNR

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Intel Research & Development

Codes comparison



- Codes with 32 parity check bits were compared
 - QC(2112,2080), binary burst error correction code with Meggitt decoder
 - RS(255,251) over GF(2⁸) with Berlekamp decoder
- Coding gain of binary code is better
 - For the same coding gain (or better) RS codes should have 40 redundant bits
 - RS over GF(2¹⁰) with 2 parity check symbols

Page 9

 Implementation of Meggitt decoder is significantly simpler than Berlekamp decoder




IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

FEC Gain Vs SNR for test channels

- Gain of 2.5dB allows channels listed in the graph to meet the target SNR of **17dB**
- SNR difference between \mathbf{O} worst and best case channels is ~5dB
- In relative terms 2.5dB gain \bigcirc provides ~50% improvement for worst case channels


SNR Results Summary





FEC functional block

Relationship to PCS/PMA sublayers



FEC modules sublayer

- Transparent to PCS and PMA (clauses 49 & 51)
 - 16-bit input and 16-bit output interface
 - Operates on 64b/66b block boundaries
- Uses Quasi Cyclic QC(2112, 2080) burst error correction code
 - For 32 parity check bits 1 of the 2 sync bits from 32 64B/66B blocks is used
 - Encoding latency is 32 bits
- Establishes synchronization at FEC block boundaries (32 64B/66B blocks)
 - Scrambling with PN-2112 sequence is necessary to maintain DC balance and to ensure FEC block sync (any shift in code word is not equal to another)
- Provides 2.5dB energy gain



Intel Research & Development Page 12

FEC Block Format

64 Bit Payload Word O	T ₁	64 Bit Payload Word 1	T ₂	64 Bit Payload Word 2	T ₃	64 Bit Payload Word 3
64 Bit Payload Word 4	T 5	64 Bit Payload Word 5	T ₆	64 Bit Payload Word 6	T ₇	64 Bit Payload Word 7
64 Bit Payload Word 8	T ₉	64 Bit Payload Word 9	T ₁₀	64 Bit Payload Word 10	T ₁₁	64 Bit Payload Word 11
64 Bit Payload Word 12	T ₁₃	64 Bit Payload Word 13	T ₁₄	64 Bit Payload Word 14	T ₁₅	64 Bit Payload Word 15
64 Bit Payload Word 16	T ₁₇	64 Bit Payload Word 17	T ₁₈	64 Bit Payload Word 18	T ₁₉	64 Bit Payload Word 19
64 Bit Payload Word 20	T ₂₁	64 Bit Payload Word 21	T ₂₂	64 Bit Payload Word 22	T ₂₃	64 Bit Payload Word 23
64 Bit Payload Word 24	T ₂₅	64 Bit Payload Word 25	T ₂₆	64 Bit Payload Word 26	T ₂₇	64 Bit Payload Word 27
64 Bit Payload Word 28	T ₂₉	64 Bit Payload Word 29	T ₃₀	64 Bit Payload Word 30	T ₃₁	64 Bit Payload Word 31
	64 Bit Payload Word 4 64 Bit Payload Word 8 64 Bit Payload Word 12 64 Bit Payload Word 16 64 Bit Payload Word 20 64 Bit Payload Word 24	64 Bit Payload Word 4T564 Bit Payload Word 8T964 Bit Payload Word 12T1364 Bit Payload Word 16T1764 Bit Payload Word 20T2164 Bit Payload Word 24T25	64 Bit Payload Word 4T564 Bit Payload Word 564 Bit Payload Word 8T964 Bit Payload Word 964 Bit Payload Word 12T1364 Bit Payload Word 1364 Bit Payload Word 16T1764 Bit Payload Word 1764 Bit Payload Word 20T2164 Bit Payload Word 2164 Bit Payload Word 24T2564 Bit Payload Word 25	64 Bit Payload Word 4 T_5 64 Bit Payload Word 5 T_6 64 Bit Payload Word 8 T_9 64 Bit Payload Word 9 T_{10} 64 Bit Payload Word 12 T_{13} 64 Bit Payload Word 13 T_{14} 64 Bit Payload Word 16 T_{17} 64 Bit Payload Word 17 T_{18} 64 Bit Payload Word 20 T_{21} 64 Bit Payload Word 21 T_{22} 64 Bit Payload Word 24 T_{25} 64 Bit Payload Word 25 T_{26}	64 Bit Payload Word 4T564 Bit Payload Word 5T664 Bit Payload Word 664 Bit Payload Word 8T964 Bit Payload Word 9T1064 Bit Payload Word 1064 Bit Payload Word 12T1364 Bit Payload Word 13T1464 Bit Payload Word 1464 Bit Payload Word 16T1764 Bit Payload Word 17T1864 Bit Payload Word 1864 Bit Payload Word 20T2164 Bit Payload Word 21T2264 Bit Payload Word 2264 Bit Payload Word 24T2564 Bit Payload Word 25T2664 Bit Payload Word 26	64 Bit Payload Word 4 T_5 64 Bit Payload Word 5 T_6 64 Bit Payload Word 6 T_7 64 Bit Payload Word 8 T_9 64 Bit Payload Word 9 T_{10} 64 Bit Payload Word 10 T_{11} 64 Bit Payload Word 12 T_{13} 64 Bit Payload Word 13 T_{14} 64 Bit Payload Word 14 T_{15} 64 Bit Payload Word 16 T_{17} 64 Bit Payload Word 17 T_{18} 64 Bit Payload Word 18 T_{19} 64 Bit Payload Word 20 T_{21} 64 Bit Payload Word 21 T_{22} 64 Bit Payload Word 22 T_{23} 64 Bit Payload Word 24 T_{25} 64 Bit Payload Word 25 T_{26} 64 Bit Payload Word 26 T_{27}

32 parity bits


Total Block length = $(32 \times 65) + 32 = 2112$ bits

- Payload words carry the 10GBASE-R scrambled payload words
- Tn = Transcode bit carries the state of the 10GBASE-R sync bits for the associated payload word
 - Sync bits are compressed to a single bit then scrambled to ensure DC balance
 - -64b/66b sync bits are either 10 or 01 hence can be reconstructed from the T bit
 - Synchronization is achieved at FEC block level
- Block has the same overhead as 64B/66B encoding



Intel Research & Development Page 13

QC(2112,2080) encoding




- Output is streaming
- Operation latency is 2 16-bit blocks

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

QC(2112,2080) decoding




- Output is streaming
- Operation latency is 132 16-bit blocks (approx 200ns at 10.3125G)

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Decoding & Error Correction



Decoding and Error Correction




- After the entire codeword is in buffer the decoder knows if there were errors
- To correct errors the decoder should delay 1st input bit until the entire codeword is received (plus delay for correction)
- After processing the decoder knows if there was an unrecoverable error and can indicate it.



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

FEC sublayer synchronization



802.3ap FEC Proposal

- Use conventional n/m serial locking techniques
- Similar to 64B/66B word sync State Machine
- Requires up to 2112 bit shifts to establish synchronization
- Uses error detection properties of QC(2112,2080) decoder and PN-2112 sequence for frame delineation
- Wrong synchronization probability is lower than 10⁻⁸
- Loss of sync is reported if parity check failed for m >= 8 consecutive frames
- Sync is reported if parity check passed for n >= 2 consecutive frames

Intel Research & Development Page 17

Block synchronization algorithm


1. Test a candidate block start position

- FEC decoder decodes block (or evaluates parity) for potential block
 - If it fails shifts candidate start one bit position and tries again
- 2. Valid potential block start position has good parity for "n" consecutive blocks
 - If any fails shift candidate start one bit position and start again
- 3. Block Sync is established
- 4. If "m" consecutive blocks are received with bad parity, drop Block Sync and restart again at 1
- 5. If "n" consecutive blocks are received with good parity, report "Block Sync"

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Transmit bits ordering



Auto-negotiation

Parameters that should be negotiated during AN

- Enable FEC (Yes/No)
 - Affects transmit bits ordering and receive decoding
 - No additional Latency when FEC is disabled
- Parameters may be defined in RX
 - Return additional info in 64B/66B sync bits in Decoding mode (Yes/No)
 - Affects 64B/66B decoder compatibility
 - Configuration through Management register in Clause 45 (1.150.3)
- Make changes to Clause 73.6 to include FEC capability bits
 - Bit F0 [D46] to indicate FEC enabled for 10GBASE-KR PHY
 - Make corresponding changes to Clause 45 Tech Ability field registers
 - 10GBASE-KR control register (1.150.2) to indicate FEC enabled for PHY



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

FEC Implementation

• QC(2112, 2080) encoder:

- systematic code, no intrinsic latency
- encoded via single LSR of length 32
- QC(2112, 2080) decoder:
 - allows decoding with only 1 codeword latency
 - uses 3 LFSRs for decoding, requires less than 5K gates in consecutive implementation, power and gate count trade-offs are possible. Other implementations possible



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

FEC Implementation complexity estimate

- Block code protected frames can be corrected using simple error trapping.
 - Parallel implementations are practical and efficient at 10G data rates
- Area will be comparable to that of a CEI-P implementation
 - Polynomial is longer, but synchronization is much easier
 - See szczepanek_01_0305.pdf for CEI-P details
 - Total Rx/Tx ~= 14K gates + 64x33 dual port RAM @ 312.5Mhz
- Operation Latency
 - 2112+ bits of latency (~ 200ns during normal operation)
- Sync time
 - ~450us worst case during Loss of Sync or Link Start up
 - To parse at all 2112 possible FEC block starts
 - Parallel Implementations will reduce sync latency

802.3ap FEC Proposal

IEEE802.3ap Interim Meeting Nashua NH, Sep 2005

Conclusions

• QC(2112, 2080) allows:

- to have 2.5 dB TX energy gain
- the BER to go from ~10⁻⁸ to 10⁻¹² or better with same SNR

Low latency

- Encoder latency is 32 bits
- Decoder latency is 2112+ bits (approx 200ns at 10G)

Synchronization establishing

- 2112 bits block shifts will find lost sync, continuous sync monitoring during normal operation mode
- Required only at link start or in case of loss of connection



Intel Research & Development Page 23

Proposal

 Include Forward Error Correction (FEC) for 10GBASE-KR PHY

-FEC sublayer between PCS & PMA (similar to WIS and compatible to clause 49 & 51)

- Use QC(2112,2080) code for FEC
- Changes to Auto-negotiation to advertise FEC Enabled in PHY



IEEE802.3ap Interim Meeting Nashua NH, Sep 2005