

Low-Power Idle based EEE 100Base-TX

March 2008
IEEE 802.3az Task Force

Presenter: Joseph Chou
Realtek Semiconductor Corp.

Contributors: Albert Kuo, Dachin Tseng,
Jian-ru Lin, Ken Huang



IEEE 802.3az March 2008 Plenary Meeting



Supporters

Thanks to the following for review and support:

- ❑ Brad Booth (AMCC)
- ❑ Dan Dove (HP)
- ❑ Robert Hays (Intel)
- ❑ Adam Healey (LSI)
- ❑ Brian Murray (LSI)
- ❑ Mario Traeber (Infineon)


Outlines

Revised version of chou_01_0108


- ❑ Line States of EEE FE PHY (**new**)
- ❑ EEE FE Fully Asymmetric Operations (**new**)
- ❑ LPI Line State Transition Diagrams (**revised**)
 - Sleep State
 - Wake State
 - Refresh State
- ❑ LPI State Diagrams (**revised**)
 - LPI Line State Diagrams (PHY)
 - LPI Operating State Diagrams (MAC)
- ❑ Simulation result of LPI Transition
- ❑ Single Ethernet PHY Block Diagram
- ❑ Estimation of Power Consumptions
- ❑ Signals between two EEE enabled FE parties
 - Signals between MAC and PHY (MII)
 - Signals between PHYs

Line States of EEE FE PHY


**Case 1. Symmetrical;
Both Master & Slave
Active**




**Case 2. Asymmetrical;
LP1 Active, LP2 Low-
Power**




**Case 3. Asymmetrical;
LP1 Low-Power, LP2
Active**



**Case 4. Symmetrical;
Both parties are Low-
Power**




EEE FE Fully Asymmetric Operations




Line State	Timing Parameter (suggested)	Signal (suggested)
Sleep	$T_s = 1\mu s$	New 4B5B code-group
Quite	$T_q = 10 - 100ms$	Electric differential DC 0V
Wake	$T_w = 10\mu s$ ($T_A=8\mu s$ internal)	Existing IDLE code-group
Refresh	$T_r = 10\mu s$	Wake + Sleep


LPI Transition Diagram (Sleep)




LPI Transition Diagram (Wake)



LPI Transition Diagram (Refresh)



LPI Line State Diagrams (PHY)




Note: Addition to Figure 24-8 Transmitter state diagram

Note: RX_LPI, LPI_Link_fail, new signals for Figure 24-15 Link_monitor State Diagram

Note: Addition to Figure 24-11 Receiver state diagram




LPI Operating State Diagrams (MAC)





Note: New EEE state diagrams

Simulation Result of LPI Transition



Note: Local and Remote Frequency offset = 600ppm & opposite clock phase
Timing Loop starts from scratch. (w.c.)





Single Ethernet FE PHY Block Diagram


Fully Active (Case 1)




RX LPI (Case 2)



TX LPI (Case 3)



Fully LPI (Case 4)



Power estimations (100Base-TX PHY)

- ❑ Power estimation is based on Realtek RTL811x's simulation data.
 - ❖ Ptx: TX active power = 64 mW
 - ❖ Prx: RX active power = 125 mW
 - ❖ Pcontrol: Control, and clock driver power (w/o MAC, system bus) = 60 mW
- ❑ Fully Active (Case 1) = Pcontrol + Ptx + Prx = 60+64+125
= **249 mW**
- ❑ RX LPI (Case 2) \doteq Pcontrol + Ptx + Prx*(Tr)/(Tr+Tq)
 \doteq 60+64+125*11us/(11us+100ms)
 \approx **124 mW** (RX in LPI)
- ❑ TX LPI (Case 3) \doteq Pcontrol + Ptx*(Tr)/(Tq+Tq) + Prx
 \doteq 60+64*11us/(11us+100ms)+125
 \approx **185 mW** (TX in LPI)
- ❑ Fully LPI (Case 4) \doteq Pcontrol + (Ptx+Prx)*(Tr)/(Tr+Tq)
 \doteq 60+(64+125)*11us/(11us+100ms)
 \approx **60 mW** (Both TX and RX in LPI)

- ❑ Additional Power: P_MAC(TX) \doteq **29 mW**; P_MAC(RX) \doteq **43 mW**

Signals between two EEE FE parties




Figure 24-3—Interface mapping




Figure 22-5—Propagating an error

Different TXD value at TX_EN=0 to convey LPI state

Figure 22-8 shows the behavior of RX_ER, RX_DV and RXD<3:0> during a False Carrier indication.




Figure 22-8—False Carrier indication

Different RXD value at RX_ER=1 to convey LPI state



Signals between MAC and PHY (MII)

TX_EN	TX_ER	TXD<3:0>	Indication
0	0	0000 through 1111	Normal inter-frame
0	1	0000	Reserved
0	1	0001	EEE Low Power IDLE
0	1	0010 through 1111	Reserved
1	0	0000 through 1111	Normal data transmission
1	1	0000 through 1111	Transmit error propagation

EEE_LPI
Opcode from
MAC to PHY

RX_DV	RX_ER	RXD<3:0>	Indication
0	0	0000 through 1111	Normal inter-frame
0	1	0000	Normal inter-frame
0	1	0001	EEE Low Power IDLE
0	1	0010 through 1111	Reserved
0	1	1110	False Carrier indication
0	1	1111	Reserved
1	0	0000 through 1111	Normal data reception
1	1	0000 through 1111	Data reception with errors

EEE_LPI
Opcode from
PHY to MAC

Note: From 802.3az Task Force Dove_01_0108.pdf

Signals between PHYs

- Sleep/Wake Request Code-groups

Table 24-1 —4B/5B code-groups

PCS code-group [4:0] 4 3 2 1 0	Name	MII (TXD/RXD) <3:0> 3 2 1 0	Interpretation
1 1 1 1 1	I	undefined	IDLE; used as inter-stream fill code
0 0 1 0 0	H	Undefined	Transmit Error; used to force signaling errors
0 0 0 0 0	V	Undefined	Invalid code
0 0 0 0 1	V	Undefined	Invalid code
0 0 0 1 0	V	Undefined	Invalid code
0 0 0 1 1	V	Undefined	Invalid code
0 0 1 0 1	V	Undefined	Invalid code
0 0 1 1 0	V	Undefined	Invalid code
0 1 0 0 0	V	Undefined	Invalid code
0 1 1 0 0	V	Undefined	Invalid code
1 0 0 0 0	V	Undefined	Invalid code
1 1 0 0 1	V	Undefined	Invalid code

INVALID

Normal IDLE code-group to **Wake** or **Refresh** the Remote PHY

Unused code-group for **Low-Power Line Signal** to Request **Sleep** or **Refresh** the Remote PHY



Summary

- ❑ Symmetric and Asymmetric operations are no difference on LPI 100Base-TX.
- ❑ Refresh is merely a Wake-followed-by-Sleep signal.
- ❑ Short and fixed transition time (around and smaller than 10 us) across different line states.
- ❑ Faster transition time (Wake, Refresh) can be achieved with shorter Quiet time.
- ❑ Minimum modification of existing Standard.
- ❑ Incorporate Loss of Link Detection during LPI mode.
- ❑ Future Works:
 - ❑ Criteria of Signal Detection.
 - ❑ Simulation verification of State Diagrams and Timing parameters.

Thank you

Questions?

