

# 100GBASE-KP4 transitions to data mode

(Comment #64/66)

Kent Lusted, Intel Corporation

Bart Zeydel, AppliedMicro

# Figure 94-7 from Draft 2.0




Figure 94-7—Transition from training to data mode

# Training to Data Mode (Fig 94-7)

- training to data mode final TFW lane 0, (last TFW training, 1st TB92 of non-I PRBS13, 2<sup>nd</sup> TB92 of non-I PRBS13)
  - 010110111001011 ... 011000110 0111100001111 ...  
00000111000110 11000011000101 ... 00101010101000
- training to data mode final TFW lane 1,
  - 110100100010101 ... 111101101 1001101000100 ...  
11101110000011 00110000001110 ... 10111010101100
- training to data mode final TFW lane 2,
  - 010000110000110 ... 101000001 1101001101111 ...  
00101000011011 11110111001101 ... 11010000101000
- training to data mode final TFW lane 3,
  - 111010101100010 ... 111100111 1111011100001 ...  
00000111011011 01110100010100 ... 11000110110011

# Figure 94-9 from Draft 2.0




Figure 94-9—Transition from alert to data mode

# Alert to Data Mode (Fig 94-9)

- Alert to data mode final TFW lane 0, (**last TFW training**, 1st TB92 of non-I PRBS13, 2<sup>nd</sup> TB92 of non-I PRBS13)
  - 100001000100101 ... 011000001 0011100000010 ...  
10110010010100 11100111111000 ... 01111100100001
- Alert to data mode final TFW lane 1,
  - 011111001000101 ... 000100101 1100001010011 ...  
01100101000010 10100101100100 ... 10100100110100
- Alert to data mode final TFW lane 2,
  - 011000100110101 ... 000011110 1010110000010 ...  
10111101110100 11010000100011 ... 11101000000000
- Alert to data mode final TFW lane 3,
  - 001101110011100 ... 101010100 0111111111101 ...  
11101100100110 10001111000100 ... 11100010101011