

# 100G-Cu FEC and PCS Encoding Thoughts

Jeff Slavick

Avago Technologies

# Assumptions

- ❖ Serial Line rate when FEC is on and off are the same
- ❖ Latency hit when FEC is on needs to be “minimized”
  - FEC Frame size is major latency component
- ❖ Reed-Solomon ECC technique
- ❖ Target is 11b burst error protection

# FEC encoding

- ❖ RS with  $m=10$  (bits per RS block) means 2 blocks cover 11b
- ❖ Need twice the number of parity RS blocks compared to correctable RS block count
- ❖ 11b error protection means 4 RS parity blocks
  - $2 * (2 \text{ correctable blocks}) * (10\text{b per RS block}) = 40\text{b of parity}$
- ❖ 64/66 provides 1b per PCS block for parity blocks
  - $40 * 66 = 2640\text{b FEC frame size}$
  - Clause 74 FEC frame is 2112b

# An approach to reduce FEC frame size

- ❖ Increase the base overhead of the PCS block

- 160/168 provides up to 7b of parity per PCS block

- $7b * 6 \text{ PCS blocks} = 42b$  which is  $\geq 40b$

- $6 \text{ PCS Blocks} * 168b = 1008b \text{ FEC frame}$

- ❖  $1008 / 2640 = \sim 62\%$  reduction

- ❖  $1008 / 2112 = \sim 53\%$  reduction

- ❖ NOTE: 1008 frame size is requirement **per lane** to provide minimum 11b protection. In other words, you can't stripe this.

# Line rate and FEC block transmission size

## ❖ 64/66 encoding

- $10.3125 * (10/4) \Rightarrow 25.78125 \text{ GHz}$
- $2112 * 96.97\text{ps} \sim 204 \text{ ns}$  (10G Clause 74)
- $2640 * 38.8\text{ps} \sim 102 \text{ ns}$  (RS at 25G)

## ❖ 160/168 encoding

- $156.25 * 168 \Rightarrow 26.25 \text{ GHz}$
- Increase of 1.8% in rate over 64/66
- $1008 * 38.1\text{ps} \sim 38.4 \text{ ns}$

# Other potential affects of more overhead

## ❖ Benefits

- Encode lane ID in overhead
- Embed deskew characters in overhead

## ❖ Detriments

- Not same as 40G

# Alternate block encoding

## ❖ 80/84

- 3b of overhead per PCS block
  - $14 * 3b > 40b \Rightarrow 14 * 84b = 1176b$  FEC frames
- 26.25GHz line rate (same as 160/168)
- $\frac{1}{2}$  block size reduces gear box area increase
- Insertion of Lane Marker may not be possible
- “Just” 2 extra characters per block over 64/66
  - This could be a “minor” extension of current encoder


# Final Remarks

- ❖ FEC latency is greatly affected by FEC frame size
  - Have to receive entire frame before you can begin processing
  - To error mark the frame, latency  $\geq 2 \times$  FEC frame size
- ❖ Number of overhead bits in the PCS block affects how large the FEC frame size
- ❖ Increasing the base overhead of PCS block helps to reduce FEC frame size



# Backup – Why 1008 is per lane

- ❖ Corruption of data will occur on series of bits coming out of a given lane.
- ❖ Assuming worst case length is 11b
- ❖ All 4 lanes could be affected simultaneously or at different times with in same FEC frame
- ❖ Need to protect 8 RS blocks, which is 4x increase over single lane
- ❖ No parity savings with striping since you need larger frames (16 RS parity blocks). May provide more protection overall though.



# Backup – Why 1008 is per lane cont.

## ❖ Striping RS blocks across lanes

- 11b string on each lane affects 3 RS blocks per lane
- So 3 RS blocks per event \* 4 events = 12 RS blocks corrupted
- $12 * 2 = 24$  parity RS blocks

