CAUI-4 Ad hoc


Ryan Latchman, Mindspeed

Pete Anslow, Ciena



P802.3bm Dec 2013

20dB Informative channel update



The normative channel compliance is through CAUI-4 COM as described in 83D.4. Actual channel loss could be higher or lower due to the channel ILD, return loss, and crosstalk.¶

This ertion_loss(f) ≤
$$\begin{cases} 1.083 + 2.543 \sqrt{f} + 0.761f & 0.01 \le f < 12.89 \\ -17.851 + 2.936f & 14 \le f < 25.78 \end{cases}$$
 (dB) (83D-1)

where¶


f) is the frequency in GHz¶

Insertion loss(f) is the informative CAUI-4 chip-to-chip insertion loss¶



P802.3bm

Updated Insertion Loss Figure





P802.3bm Dec 10, 2013

Transmitter

 Current approach: Eye mask and defined pre/post transmit equalization

or

- With addition of DFE, implementation can be more similar to CL93
 - Output waveform
 - Output jitter definition



P802.3bm Dec 10, 2013

Transmitter

- CAUI-4 does not use PMD control function (93.7.12)
 - Define to use management interface to control transmitter

83D.3.1TCAUI-4 transmitter characteristics¶ A CAUI-4 chip-to-chip transmitter shall meet the specifications defined in Table_83D-1 when measured at TP0a_While the CAUI-4 chip-to-chip transmitter interface is similar to Clause 93, it differs by not assuming transmitter training. The transmit output wave form is not manipulated via PMD control function defined in 93.7.12. Also the CAUI-4 transmitter does not assume a back-channel communications path.¶ A test system with a fourth-order Bessel-Thomson low-pass response with 33_GHz_3_dB bandwidth is to be

IEEE

35 36

37 38

39

40

41

42 43

44

45 46

P802.3bm Dec 10, 2013

used for all transmitter signal measurements, unless otherwise specified.

Transmitter

Lakla VVIII (1 TE'DIII 4	tranc mittar	characteristics	at IUIIa K
I MODE ONLIG	I — B. BIII 4	HANSINIEL	THAIRMENTS	ин прии в
I GNIO OOD				4, 1, 04,3

Parameter§	Subclause Reference §	Value§	Units§
Signaling rate per lane (range)§	93.8.1.2§	25.78125 ±100 ppm§	GBd§
Differential peak-to-peak output voltage (max)(Transmitter disabled(Transmitter enabled()	93.8.1.3§	(30K 1200§	mVS
Common-mode voltage (max)§	93.8.1.3§	1.9§	V§
Common-mode voltage (min)§	93.8.1.3§	0§	٧§
Common-mode AC output voltage (max, RMS)§	93.8.1.3§	12§	mVS
Differential output return loss (min)§	93.8.1.4§	Equation (93-3)§	dB§
Common-mode output return loss (min)§	93.8.1.4§	Equation (93-4)§	dB§
Output waveform \(\) Steady state voltage \(\nu_f\)(max \(\neq\) Steady state voltage \(\nu_f\)(min \(\neq\) Linear fit pulse peak (min \(\neq\) Normalized coefficient step size (min \(\neq\) Normalized coefficient step size (max \(\neq\) Pre-cursor full scale range (min \(\neq\) Post-cursor full scale range (min \(\neq\)	93.8.1.5§	(0.6(0.4(0.71 x v _f) 0.0083(0.05(1.54(4§	⟨ ∀⟨ ∀⟨ ∠ ∠ , , ,
Signal-to-noise-and-distortion ratio (min)§	93.8.1.6§	27§	§
Output Jitter (max)(Even-odd jitter(Effective bounded uncorrelated jitter, peak- to-peak(Effective random jitter, RMS§	93.8.1.7§	(0.035(0.1((0.01§	(UK UK (UI§

State of the transmit equalizer is controlled by management interface.

-Leave unchanged - Change step size and range, or -Keep D2.0 fixed settings

11 12 13

15

17

18

19 20

21

23

24

31

32

WIEEE

P802.3bm

Dec 10, 2013

Interference Tolerance

Table 93-6—Receiver interference tolerance parameters

Parameter	Test 1 values		Test 2 values		Test 3 values		Test 4 values		***
Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
RS-FEC symbol error ratio ^a	_	10-11	_	10-11	_	10-4	_	10-4	_
Insertion loss at 12.89 GHz ^b	_	16	30	_	_	30	35	_	dB
Coefficients of fitted insertion loss ^c a_0 a_1 a_2 a_4	-0.9 0 0	0.9 3.3 — 0.022	-0.9 0 0	0.9 3.3 — 0.03	-0.9 0 0	0.9 3.3 — 0.03	-0.9 0 0	0.9 3.3 — 0.043	dB dB/GHz ^{1/2} dB/GHz dB/GHz ²
RSS_DFE4	0.05	_	0.05	_	0.05	_	0.05	_	_
COM, including effects of broadband noise	_	3	_	3	_	3	_	3	dB

CAUI-4 Chip-Chip				
Min	Max			
-	10 ⁻¹⁵			
-	20			
-1 0 0 0	2 14.914 41.228 19.728			
0.05	-			
-	2			

The FEC symbol error ratio is measured in step 11 of the receiver interference tolerance method defined in 93C.2.

Measured between TPt and TP5 (see Figure 93C-4).

^cCoefficients are calculated from the insertion loss measured between TPt and TP5 (see Figure 93C-4) using the method in 93A.3 with $f_{min} = 0.05$ GHz, $f_{max} = 25.78125$ GHz, and maximum $\Delta f = 0.01$ GHz.

COM

* ************************************	07 and 043	•	
Signalingrate§	fs;	25.78125§	C#Rds
Maximum start frequency§	Jano t	0.05§	C#Hz§
Maximum frequencystep§	4/§	0.01§	C#Hz§
Transmitter package in odel Single-ended device capacitance Transmission line length Single-ended board capacitance§	¶ ርሐ ሜሳ ርሔ	¶ 25×10 ⁻⁴ 12위 18火10 ⁻⁴	水 mm 水 加 l
Receiver package model Single-ended device capacitance Transmission line length Single-ended board capacitance§	¶ C _{dr1} ₹v1 C _{kr1}	¶ 25×10° ⁴ ¶ 12¶ 18,×10° ⁴ §	於 那 於 [
Single-ended reference resistance §	R _{ob}	50 §	okom.s§
Single-ended term ination resistance §	Rat	55 §	okon.s§
Receiver 3,dB bandwidth§	f_{rg}	$0.75 \times f_{hg}$	C#Hz§
Transm iter equalizer, pre-cursor coefficient §	d-1), d(0), d(1)§	TAble_33D-8 §	_
Transmitter equalizer, post-cursor coefficient §	d−1), d0), d(1)§	TAble_33D-9 §	 - - -
Continuous time filter, DC gain) §	CTLES	Table_83D-6§	 033 033 033
Transmitter differential peak output voltage Victin Far end aggressor Near-end aggressor§	l And Agel Aneg	 0.4¶ 0.4¶ 0.6§	 VII VI V§
Number of signal levels§	L§	2§	— §
Level separation mismatch ratios	Reidy	1§	§
Transm itter signal to noise ratio §	SNR _{CKS}	27 §	dB§
Number of samples per unit interval§	M§	32 §	— §
Decision feedback equalizer (DFE) lengths	N_{0}	56	UI§
NormalizedDFEcoefficient magnitude limit§	∂ _{reau0}	03§	— §
Random jitter, RMS §	<i>σ_{8,1}</i> 5	0.01§	UIş

Add Rx Package Model

Keep Tx EQ and CTLE updates(?)

5 tap with max 0.3 limit

Minutes

- Attendees
 - Pete Anslow, Ciena
 - Charles Moore, Avago Technologies
 - Adam Healey, LSI
 - Richard Mellitz, Intel
 - Adee Ran, Intel
 - Matt Brown, Applied Micro
 - Vinu Arumugham, Cisco
 - John Petrilla, Avago
 - Ali Ghiasi, Independent
 - Jonathan King, Finisar
 - Dan Dove, Dove Networking
 - Mike Li, Altera
- Patent policy
- Chip-to-module discussion
 - latchman_01_120913 updates
 - Request comments to be sent to Ryan Latchman prior to the next meeting
 - Comment will be submitted by Ryan Latchman to implement changes outlined in presentation after next meeting
 - Arumugham 00 121013
 - Concern with SJ accumulation and lack of Tx SJ specification
 - Request for simulations which demonstrate the source of SJ discussed in presentation
 - Request for off-line work to build supporters to implement a specific change
- Chip-to-chip discussion
 - Proposed Change to PCS for multi-lane error detection (Adee Ran)
 - Mark expressed concern with bringing down the link
 - Request another specific logic call be organized with interested parties
 - latchman_02_120913
 - Request for additional implementation input on 83D
 - Ryan Latchman to provide implementation text for changes outlined
 - Mike Li, to put together a second low loss receiver interference test (~10dB)
 - Richard Melitz to consider changes to RSS_DFE4
- Next meeting: Dec 16 2013 at 9am PT

