

CAUI-4 Ad hoc

Ryan Latchman, Mindspeed

Pete Anslow, Ciena

20dB Informative channel update




Figure 83D-2—Typical CAUI-4 chip-to-chip application

The normative channel compliance is through CAUI-4 COM as described in 83D.4. Actual channel loss could be higher or lower due to the channel ILD, return loss, and crosstalk.

$$\text{Insertion_loss}(f) \leq \left\{ \begin{array}{ll} 1.083 + 2.543\sqrt{f} + 0.761f & 0.01 \leq f < 12.89 \\ -17.851 + 2.936f & 14 \leq f < 25.78 \end{array} \right\} \text{ (dB)} \quad (83D-1)$$

where

f is the frequency in GHz
 $\text{Insertion_loss}(f)$ is the informative CAUI-4 chip-to-chip insertion loss

Updated Insertion Loss Figure




Figure 83D-3 CAUI-4 chip-to-chip channel insertion loss

83D.2 CAUI-4 chip-to-chip compliance point definition

Transmitter

- Current approach: Eye mask and defined pre/post transmit equalization

or

- With addition of DFE, implementation can be more similar to CL93
 - Output waveform
 - Output jitter definition

Transmitter

- CAUI-4 does not use PMD control function (93.7.12)
 - Define to use management interface to control transmitter

83D.3 CAUI-4 chip-to-chip electrical characteristics ¶

83D.3.1 CAUI-4 transmitter characteristics ¶

A CAUI-4 chip-to-chip transmitter shall meet the specifications defined in Table 83D-1 when measured at TP0a. While the CAUI-4 chip-to-chip transmitter interface is similar to Clause 93, it differs by not assuming transmitter training. The transmit output wave form is not manipulated via PMD control function defined in 93.7.12. Also the CAUI-4 transmitter does not assume a back-channel communications path. ¶

A test system with a fourth-order Bessel-Thomson low-pass response with 33 GHz 3 dB bandwidth is to be used for all transmitter signal measurements, unless otherwise specified. ¶

--
34
35
36
37
38
39
40
41
42
43
44
45
46
47

Transmitter

Table 83D-1 CAUI-4 transmitter characteristics at 1 P0a §

Parameter§	Subclause Reference§	Value§	Units§
Signaling rate per lane (range)§	93.8.1.2§	25.78125 ± 100 ppm§	GBd§
Differential peak-to-peak output voltage (max)X Transmitter disabledX Transmitter enabled§	93.8.1.3§	< 30X 1200§	mV§
Common-mode voltage (max)§	93.8.1.3§	1.9§	V§
Common-mode voltage (min)§	93.8.1.3§	0§	V§
Common-mode AC output voltage (max, RMS)§	93.8.1.3§	12§	mV§
Differential output return loss (min)§	93.8.1.4§	Equation (93-3)§	dB§
Common-mode output return loss (min)§	93.8.1.4§	Equation (93-4)§	dB§
Output waveformX Steady state voltage v_p (max)X Steady state voltage v_p (min)X Linear fit pulse peak (min)X Normalized coefficient step size (min)X Normalized coefficient step size (max)X Pre-cursor full scale range (min)X Post-cursor full scale range (min)§	93.8.1.5§	< 0.6X 0.4X 0.71 x v_{p1} 0.0083X 0.05X 1.54X 4§	< V< V< V< - - - -§
Signal-to-noise-and-distortion ratio (min)§	93.8.1.6§	27§	§
Output Jitter (max)X Even-odd jitterX Effective bounded uncorrelated jitter, peak-to-peakX Effective random jitter, RMS§	93.8.1.7§	< 0.03X 0.1X < 0.01§	< UIX UIX < UI§

§ State of the transmit equalizer is controlled by management interface | §

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

-Leave unchanged
- Change step size and range, or
-Keep D2.0 fixed settings

Interference Tolerance

Table 93–6—Receiver interference tolerance parameters

Parameter	Test 1 values		Test 2 values		Test 3 values		Test 4 values		Units
	Min	Max	Min	Max	Min	Max	Min	Max	
RS-FEC symbol error ratio ^a	—	10 ⁻¹¹	—	10 ⁻¹¹	—	10 ⁻⁴	—	10 ⁻⁴	—
Insertion loss at 12.89 GHz ^b	—	16	30	—	—	30	35	—	dB
Coefficients of fitted insertion loss ^c									
a_0	-0.9	0.9	-0.9	0.9	-0.9	0.9	-0.9	0.9	dB
a_1	0	3.3	0	3.3	0	3.3	0	3.3	dB/GHz ^{1/2}
a_2	0	—	0	—	0	—	0	—	dB/GHz
a_4	0	0.022	0	0.03	0	0.03	0	0.043	dB/GHz ²
RSS_DFE4	0.05	—	0.05	—	0.05	—	0.05	—	—
COM, including effects of broadband noise	—	3	—	3	—	3	—	3	dB

CAUI-4 Chip-Chip	
Min	Max
-	10 ⁻¹⁵
-	20
-1	2
0	14.914
0	41.228
0	19.728
0.05	-
-	2

^aThe FEC symbol error ratio is measured in step 11 of the receiver interference tolerance method defined in 93C.2.

^bMeasured between TPt and TP5 (see Figure 93C–4).

^cCoefficients are calculated from the insertion loss measured between TPt and TP5 (see Figure 93C–4) using the method in 93A.3 with $f_{\min} = 0.05$ GHz, $f_{\max} = 25.78125$ GHz, and maximum $\Delta f = 0.01$ GHz.

COM

Signaling rate §	f_{sig}	25.78125 §	GHz §
Maximum start frequency §	f_{start}	0.05 §	GHz §
Maximum frequency step §	Δf	0.01 §	GHz §
Transmitter package model Single-ended device capacitance Transmission line length Single-ended board capacitance §	f $C_{d,u}$ $Z_{0,u}$ $C_{b,t}$ §	f 2.5×10^{-14} 12 1.8×10^{-14} §	f pF mm pF §
Receiver package model Single-ended device capacitance Transmission line length Single-ended board capacitance §	f $C_{d,r}$ $Z_{0,r}$ $C_{b,r}$ §	f 2.5×10^{-14} 12 1.8×10^{-14} §	f pF mm pF §
Single-ended reference resistance §	R_{ref}	50 §	ohms §
Single-ended termination resistance §	R_{dt}	55 §	ohms §
Receiver 3-dB bandwidth §	f_{3dB}	$0.75 \times f_{sig}$	GHz §
Transmitter equalizer, pre-cursor coefficient §	$a(-1), a(0), a(1)$ §	Table 33D-8 §	 — — — §
Transmitter equalizer, post-cursor coefficient §	$a(-1), a(0), a(1)$ §	Table 33D-9 §	 — — — §
Continuous time filter, DC gain §	$CTLE$ §	Table 33D-6 §	 dB dB dB §
Transmitter differential peak output voltage V _{lim} Far-end aggressor Near-end aggressor §	 A_{f1} A_{n1} A_{n2} §	 0.4 0.4 0.6 §	 V V V §
Number of signal levels §	L §	2 §	— §
Level separation mismatch ratio §	$R_{e,MS}$	1 §	§
Transmitter signal to noise ratio §	SNR_{TX}	27 §	dB §
Number of samples per unit interval §	M §	32 §	— §
Decision feedback equalizer (DFE) length §	N_{DFE}	5 §	UI §
Normalized DFE coefficient magnitude limit §	δ_{max}	0.3 §	— §
Random jitter, RMS §	σ_{RJ}	0.01 §	UI §

Add Rx Package Model

Keep Tx EQ and CTLE updates(?)

5 tap with max 0.3 limit

Minutes

- Attendees
 - Pete Anslow, Ciena
 - Charles Moore, Avago Technologies
 - Adam Healey, LSI
 - Richard Mellitz, Intel
 - Adee Ran, Intel
 - Matt Brown, Applied Micro
 - Vinu Arumugham, Cisco
 - John Petrilla, Avago
 - Ali Ghiasi, Independent
 - Jonathan King, Finisar
 - Dan Dove, Dove Networking
 - Mike Li, Altera
- Patent policy
- Chip-to-module discussion
 - latchman_01_120913 updates
 - Request comments to be sent to Ryan Latchman prior to the next meeting
 - Comment will be submitted by Ryan Latchman to implement changes outlined in presentation after next meeting
 - Arumugham_00_121013
 - Concern with SJ accumulation and lack of Tx SJ specification
 - Request for simulations which demonstrate the source of SJ discussed in presentation
 - Request for off-line work to build supporters to implement a specific change
- Chip-to-chip discussion
 - Proposed Change to PCS for multi-lane error detection (Adee Ran)
 - Mark expressed concern with bringing down the link
 - Request another specific logic call be organized with interested parties
 - latchman_02_120913
 - Request for additional implementation input on 83D
 - Ryan Latchman to provide implementation text for changes outlined
 - Mike Li, to put together a second low loss receiver interference test (~10dB)
 - Richard Melitz to consider changes to RSS_DFE4
- Next meeting: Dec 16 2013 at 9am PT