#### CAUI-4 Ad hoc

Ryan Latchman, MACOM



# Agenda

- Patent Policy: This meeting is an official IEEE ad hoc. Please review the patent policy at the following site prior to the meeting. http://www.ieee802.org/3/patent.html
- Presentations:
  - 83D proposed modifications
    - Continuous jitter tolerance SJ curve
    - CTLE for COM
  - 83E proposed modifications
    - Adaptive CTLE option
  - Comments from D3.0
- Next meeting: TBD



## 83D Proposed Modification

• Continuous jitter tolerance SJ curve added to interference tolerance test per 88-13

Table 83D-4—CAUI-4	4 receiver characteris	stics at TP5a

Parameter	Subclause reference	Value	Units
Differential input return loss (min)	93.8.2.2	Equation (93-3)	dB
Differential to common mode input return loss	93.8.2.2	Equation (93-5)	dB
Interference tolerance	83D.3.3.1	Table 83D–6	_
Jitter tolerance <sup>2</sup>	93.8.2.4	Table 93-7	

<sup>a</sup>When referencing 93.8.2.4 the following modifications are required: Test transmitter shown in Figure 93-12 meets 83D.3.1 specifications, test channel meets the requirements of the interference tolerance test channel using Test 2 values from Table 83D–6, bit error ratio better than 10<sup>-15</sup> for the receiver jitter tolerance test.

#### 83D.3.3.1 Receiver interference tolerance

The receiver shall satisfy the requirements for interference tolerance defined in Table 83D–6. The interference tolerance test uses the method described in Annex 93C as specified by 93.8.2.3, with the following exceptions:

- a) The parameters in Table 83D-6 replace the parameters in Table 93-6.
- b) The transmitter taps are set via management to the optimal transmitter equalizer settings described in 83D.3.1.1.
- c) Sinusoidal jitter is added to the test transmitter by modulating the clock source.

Removed separate Jitter Tolerance Test row

> Added SJ as one of the differences between 83D and 93





### 83D Proposed Modification

• Continuous jitter tolerance SJ curve added to interference tolerance per 88-13

Parameter	Test 1 values		Test 2 values		Units
	Min	Max	Min	Max	
Bit error ratio <sup>ab</sup>	—	10 <sup>-15</sup>	_	10 <sup>-15</sup>	_
Applied pk-pk sinusoidal jitter	<u>Table</u> <u>88-13</u>		<u>Table</u> 88-13		
Insertion loss at 12.89 GHz <sup>e</sup>	—	20	_	10	₫B
Coefficients of fitted insertion loss <sup>d</sup> a <sub>0</sub> a <sub>1</sub> a <sub>2</sub> a <sub>4</sub>	-1 0 0 0	2 2.937 1.599 0.03	-1 0 0 0	1 0.817 0.801 0.01	dB dB/GHz <sup>1/2</sup> dB/GHz dB/GHz <sup>2</sup>
RSS_DFE4	0.05	_	0.025	_	_
COM including effects of broadband noise	_	2	_	2	đB

Table 83D-6—Receiver interference tolerance parameters

Applied SJ per 88-13

<sup>a</sup>Bit error ratio replaces the RS symbol error ratio measurement in 93.8.2.3

<sup>b</sup>Maximum BER assumes errors are not correlated to ensure sufficiently high mean time to false packet acceptance (MTTFPA) assuming 64B/66B coding. Actual implementation of the receiver is beyond the scope of this standard

Measured between TPt and TP5 (see Figure 93C-4)

<sup>d</sup>Coefficients are calculated from the insertion loss measured between TPt and TP5 (see Figure 93C-4) using the method in 93A.3 with f<sub>min</sub> = 0.05 GHz, and f<sub>max</sub> = 25.78125 GHz, and maximum Δf = 0.01 GHz



### 83D Proposed Modification

#### • COM CTLE for DFE based Rx

Table 83D-7—Channel Operating Margin parameters (continued)

Parameter	Symbol	Value	Units
Transmitter equalizer, pre-cursor coefficient Minimum value Maximum value Step size	c(-1)	-0.15 0 0.05	_
Transmitter equalizer, post-cursor coefficient Minimum value Maximum value Step size	c(1)	-0.25 0 0.05	_
Continuous time filter, DC gain <u>Minimum value</u> <u>Maximum value</u> <u>Step size</u>	S <sub>DC</sub>	Table 83D 8   -12 0   1 1	dB
Continuous time filter, zero frequency	$f_z$	Table 83D 8 <u>f<sub>b</sub>/4</u>	GHz
Continuous time filter, pole frequencies	$\begin{array}{c} f_{p1} \\ f_{p2} \end{array}$	Table 83D 8 <u>fp/4</u> f <u>b</u>	GHz

Table	83D–8—Referen	nce CTLE coeff	icients
Spc	$f_{p1}$	$f_{p2}$	52
-1	18.6	14.1	9.385
-2	18.6	14.1	8.937
-3	15.6	14.1	8.018
-4	15.6	14.1	7.861
-5	15.6	14.1	7.75
-6	15.6	14.1	7.67
-7	15.6	14.1	7.609
-8	15.6	14.1	7.566
-9	15.6	14.1	7.531
-10	15.6	14.1	7.503
-11	15.6	14.1	7.483
12	15.6	14.1	7.466



### 83E Proposed Modification

#### 83E.3.1.6 Host output eye width and eye height

Host output eye width is greater than 0.46 UI. Host output eye height is greater than 95 mV. Figure 83E–9 depicts an example host output eye width and eye height test configuration. Host output eye width and eye height are measured at TP1a using compliance boards defined in 83E.2. The host output eye is measured using a reference receiver with a continuous time linear equalizer (CTLE) defined in 83E.3.1.6.1. The recommended CTLE peaking value (which is also used for host output eye measurements) is provided to the module via the variable *Recommended\_CTLE\_value*. If a Clause 45 MDIO is implemented, this variable is accessible through register 1.169 (see 45.2.1.92a). Eye width and eye height measurement methodology is described in 83E.4.2. All counter-propagating signals shall be asynchronous to the co-propagating signals using Pattern 5 (with or without FEC encoding), Pattern 3 or a valid 100GBASE-R signal. Patterns 3 and 5 are described in Table 86-11. For the case of Pattern 3, with at least 31 UI delay between the PRBS31 patterns on one lane and any other lane. The crosstalk generator is calibrated at TP4 with target differential peak-to-peak amplitude of 900 mV and target transition time of 19 ps.

#### 83E.3.4.2.1 Module stressed input test procedure

Two levels of frequency dependent attenuation are used for the module stressed input test; high loss, and low loss. For the high loss case, frequency dependent attenuation is added such that from the output of the pattern generator to TP1a is 10.25 dB loss at 12.89 GHz. Eye height and eye width are then measured at TP1a using the setting of the software CTLE which maximizes the product of eye height and eye width based on the eye measurement methodology given in 83E.4.2. Random jitter and the pattern generator output amplitude are adjusted to result in the eye height and eye width given in Table 83E-8 using the reference receiver. For the low loss case, discrete frequency dependent attenuation is removed such that from the output of the pattern generator to TP1a comprises the mated HCB/MCB pair as described in 83E.4.1. Eye height and eye width are then measured at TP1a using the setting of the software CTLE which maximizes the product of eye height and eye width based on the eye measurement methodology given in 83E.4.2. Random jitter and the pattern generator output amplitude are adjusted to result in the eye height and eye width given in Table 83E-8 using the reference receiver. In both the low loss and high loss cases, the module under test is provided with the reference CTLE setting used to meet eve width and eve height requirements via the variable Recommended CTLE value. If a Clause 45 MDIO is implemented, this variable is accessible through register 1.169 (see 45.2.1.92a). The module under test is evaluated with shall meet the BER requirement as described in Table 83E-7 using three Recommended CTLE value values for both the high loss test and low loss test. These are: a) the CTLE setting used to meet eve width and eve height requirements, b) the value 1 dB higher if present in Table 83E-2, c) the value 1 dB lower if present in Table 83E-2. Modules may optionally elect not to use the Recommended CTLE value.

Added text on use of recommended CTLE peaking

Explicit requirement to meet +/-1dB (add PICS)

Explicit optional use of Recommended\_CTLE\_value

## 83E PICS Proposed Modification

#### 83E.5.3 Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
NOL	Number of differential AC coupled lanes	83E.1	Four independent data paths in each direction	М	Yes [ ]
<u>ADR</u>	Adaptive receiver	<u>83E.3.4.2.1</u>	Module receiver does not use <u>Recommended_CTLE_value</u>	<u>0</u>	<u>Yes [ ]</u> <u>No [ ]</u>

Add option to PICS



# Minutes

- Attendees (see table)
- Minutes:
  - Patent policy
  - Review of latchman\_01\_051514\_CAUI
    - Double check interference tolerance Tx is measured with a CRU
      - Add comment to update output jitter subclause reference in table 83D-1 to 93.8.1.7
    - Consider suggestions on improved wording (to be discussed at next CAUI-4 adhoc)
  - Discussed comment 20196 against D2.2
    - Discuss potential wording options for next CAUI ad hoc

	Ciena
	Microsoft
	Semtech
Piers	Mellanox
	Dove Networking
Dan	Solutions
Mike	Qlogic
Zhigang	0-Net
Adam	Avago Technologies
Hideki	Fujitsu Optical Components
Jack	Independent
Ryan	MACOM
Mike	Altera
	Brocade
Kent	Intel
	Juniper
	Mellanox
	Fujitsu Labs
	NECAmerica
	Intel
	Spirent
	Molex, Luxtera
Pravin	IBM
John	Avago Technologies
Rick	Alcatel Lucent
Ram	Oclaro
Riu	Hitachi
Salvatore	ST Microelectronics
Sam	AT&T
Kapil	Dell
Scott	Molex
Xiaolu	Huawei
Peter	Huawei
Andre	Inphi
Kiyoto	NTT
Pirooz	Cisco
	TE Connectivity
	Alcatel Lucent
	Sourcephotonics
	Intel
	Huawei
	Huawei
	Tektronix
Wochield	113111
Yoshiaki	
Mark	Inphi
	Inphi Fujitsu Labs
Mark Toshiki	Inphi Fujitsu Labs Fujitsu Optical
Mark	Inphi Fujitsu Labs
	Mike Zhigang Adam Hideki Jack Ryan Mike Shaohua Kent Jeffery Yonatan Tom John Rich Paul Tom Paul Tom Paul Rich Rau Salvatore Sam Kapil Salvatore Sam Kapil Scott Xiaolu Peter Andre