

802.3bn Link Ad Hoc

Meeting Notes & Baseline

Agenda, Notes – 4/17/13

- Conference Call at 11am-12 PDT
- IEEE Patent Policy Reviewed
- Attendance Taken – See slide
- Presentation on MDIO registers for downstream hunting - Bill Keasler
- PLC for TDD Mode – Nicola Varanese

Agenda, Notes – 4/10/13

- Conference Call at 11am-12 PDT
- IEEE Patent Policy Reviewed
- Attendance Taken – See slide
- Review baseline proposal and questions
 - Nicola will have presentation for TDD PLC frame duration
 - PLC cycle for FDD is clear due to alignment with pilot pattern.
 - PLC cycle for TDD is not clear and needs presentation. Nicola will present in future meeting.
 - Preamble needs definition. Preamble is a single fixed pattern of lower than QAM16. Preamble is not covered by FEC and infrequent errors in preamble will not cause bit errors in frame.
 - Differences are minor between Duane/Hesham/Ed and Marek's proposal for instructions. To be discussed at future call.
 - FEC+CRC will be considered to determine error performance of channel.

Agenda, Notes – 4/3/13

- Conference Call at 11am-12 PDT
- IEEE Patent Policy Reviewed
- Attendance Taken – See slide
- Editor for PLC
 - Marek will put into PCS (the framing)
 - Saif and Joe for PMD
- Downstream Command Format Proposal from Broadcom/Huawei.
- Review baseline proposal and questions

Agenda, Notes – 3/27/13

- Conference Call at 11am-12
- IEEE Patent Policy Reviewed
- Attendance Taken – See slide
- Review Straw polls and Motions from Orlando
- Review start of baseline proposal and questions

Agenda, Notes – 3/20/13

- At IEEE Plenary in Orlando
- PHY Link Channel – Avi Kliger, Nicola Varanese
- PHY Config Switchover – Ed Boyd
- Straw polls passed without time for motion
 - EPoC must support hitless switchover for certain PHY configuration (e.g. Bit loading, Nulling)
 - The PLC should include a Configuration ID for hitless switchover
- Motion Passed:
 - The downstream PHY Link shall include an error correcting code.
 - The Downstream PLC will be 400KHz wide without continuous pilots. 8 subcarriers at 50KHz spacing or 16 subcarriers at 25KHz spacing.
 - The PLC will be transparent to the MAC.
 - No Additional Jitter and latency
 - No additional Buffering
 - The Downstream PHY Link Channel shall be composed of a preamble (with start of frame delimiter) and PLC frame. It will not include MAC Data. Note: Guard time or dead-time may also be included.

Agenda, Notes – 3/6/13

- Conference Call at 11am-12
- IEEE Patent Policy Reviewed
- Attendance Taken – See slide
- Presentation on Downstream Synchronization (part 2) – Duane Remein
- PLC Forward Error Correction – Avi
- Updated Simulation Results - Nicola

IEEE Patent Policy

PATENTS

Instructions for the WG Chair

The IEEE-SA strongly recommends that at each WG meeting the chair or a designee:

- Show slides #1 through #4 of this presentation
- Advise the WG attendees that:
 - The IEEE's patent policy is described in Clause 6 of the *IEEE-SA Standards Board Bylaws*;
 - Early identification of patent claims which may be essential for the use of standards under development is strongly encouraged;
 - There may be Essential Patent Claims of which the IEEE is not aware. Additionally, neither the IEEE, the WG, nor the WG chair can ensure the accuracy or completeness of any assurance or whether any such assurance is, in fact, of a Patent Claim that is essential for the use of the standard under development.
- Instruct the WG Secretary to record in the minutes of the relevant WG meeting:
 - That the foregoing information was provided and that slides 1 through 4 (and this slide 0, if applicable) were shown;
 - That the chair or designee provided an opportunity for participants to identify patent claim(s)/patent application claim(s) and/or the holder of patent claim(s)/patent application claim(s) of which the participant is personally aware and that may be essential for the use of that standard
 - Any responses that were given, specifically the patent claim(s)/patent application claim(s) and/or the holder of the patent claim(s)/patent application claim(s) that were identified (if any) and by whom.
- The WG Chair shall ensure that a request is made to any identified holders of potential essential patent claim(s) to complete and submit a Letter of Assurance.
- It is recommended that the WG chair review the guidance in *IEEE-SA Standards Board Operations Manual* 6.3.5 and in FAQs 12 and 12a on inclusion of potential Essential Patent Claims by incorporation or by reference.

Note: WG includes Working Groups, Task Groups, and other standards-developing committees with a PAR approved by the IEEE-SA Standards Board.

Participants, Patents, and Duty to Inform

All participants in this meeting have certain obligations under the IEEE-SA Patent Policy.

- Participants [Note: Quoted text excerpted from IEEE-SA Standards Board Bylaws subclause 6.2]:
 - “Shall inform the IEEE (or cause the IEEE to be informed)” of the identity of each “holder of any potential Essential Patent Claims of which they are personally aware” if the claims are owned or controlled by the participant or the entity the participant is from, employed by, or otherwise represents
 - “Personal awareness” means that the participant “is personally aware that the holder may have a potential Essential Patent Claim,” even if the participant is not personally aware of the specific patents or patent claims
 - “Should inform the IEEE (or cause the IEEE to be informed)” of the identity of “any other holders of such potential Essential Patent Claims” (that is, third parties that are not affiliated with the participant, with the participant’s employer, or with anyone else that the participant is from or otherwise represents)
- The above does not apply if the patent claim is already the subject of an Accepted Letter of Assurance that applies to the proposed standard(s) under consideration by this group
- Early identification of holders of potential Essential Patent Claims is strongly encouraged
- No duty to perform a patent search

Patent Related Links

All participants should be familiar with their obligations under the IEEE-SA Policies & Procedures for standards development.

Patent Policy is stated in these sources:

IEEE-SA Standards Boards Bylaws

<http://standards.ieee.org/develop/policies/bylaws/sect6-7.html#6>

IEEE-SA Standards Board Operations Manual

<http://standards.ieee.org/develop/policies/opman/sect6.html#6.3>

Material about the patent policy is available at

<http://standards.ieee.org/about/sasb/patcom/materials.html>

If you have questions, contact the IEEE-SA Standards Board Patent Committee Administrator at patcom@ieee.org or visit <http://standards.ieee.org/about/sasb/patcom/index.html>

This slide set is available at
<https://development.standards.ieee.org/myproject/Public/mytools/mob/slideset.ppt>



Call for Potentially Essential Patents

- If anyone in this meeting is personally aware of the holder of any patent claims that are potentially essential to implementation of the proposed standard(s) under consideration by this group and that are not already the subject of an Accepted Letter of Assurance:
 - Either speak up now or
 - Provide the chair of this group with the identity of the holder(s) of any and all such claims as soon as possible or
 - Cause an LOA to be submitted

Other Guidelines for IEEE WG Meetings

- **All IEEE-SA standards meetings shall be conducted in compliance with all applicable laws, including antitrust and competition laws.**
 - **Don't discuss the interpretation, validity, or essentiality of patents/patent claims.**
 - **Don't discuss specific license rates, terms, or conditions.**
 - Relative costs, including licensing costs of essential patent claims, of different technical approaches may be discussed in standards development meetings.
 - Technical considerations remain primary focus
 - **Don't discuss or engage in the fixing of product prices, allocation of customers, or division of sales markets.**
 - **Don't discuss the status or substance of ongoing or threatened litigation.**
 - **Don't be silent if inappropriate topics are discussed ... do formally object.**

See *IEEE-SA Standards Board Operations Manual*, clause 5.3.10 and "Promoting Competition and Innovation: What You Need to Know about the IEEE Standards Association's Antitrust and Competition Policy" for more details.

ATTENDEES

Attendance – 4/17/13 Conf Call

- **Ed Boyd, Broadcom**
- **Bill Keasler, Ikanos**
- **Curtis Knittle, CableLabs**
- **Venkat Arunarthi, Cortina**
- **Steve Shellhammer, Qualcomm**
- **Nicola Varanese, Qualcomm**
- **Mark Laubach, Broadcom**
- **Leo Montreuil, Broadcom**
- **Marek Hajduczenia, ZTE**
- **George Hart, Rogers**
- **Avi Kliger, Broadcom**
- **Syed Rahman, Huawei**
- **Haleema Mehmood, Huawei**
- **Brian Kinnard, CommScope**
- **Bill Powell, Alcatel-Lucent**
- **Duane Remein, Huawei**

Attendance – 4/10/13 Conf Call

- **Ed Boyd, Broadcom**
- **Bill Keasler, Ikanos**
- **Christian Pietsch, Qualcomm**
- **Leo Montreuil, Broadcom**
- **Steve Shellhammer, Qualcomm**
- **Joe Solomon, Comcast**
- **Nicola Varanese, Qualcomm**
- **Mark Laubach, Broadcom**
- **George Hart, Rogers**

Attendance – 4/3/13 Conf Call

- Ed Boyd, Broadcom
- Leo Montreuil, Broadcom
- Hesham ElBakoury, Huawei
- Bill Keasler, Ikanos
- Marek Hajduczenia, ZTE
- Avi Kliger, Broadcom
- Saif Rahman, Comcast
- George Hart, Rogers
- Joe Solomon, Comcast
- Christian Pietsch, Qualcomm
- Nicola Varanese, Qualcomm
- Syed Rahman, Huawei

Attendance – 3/27/13 Conf Call

- Ed Boyd, Broadcom
- Duane Remein, Huawei
- Steve Shellhammer, Qualcomm
- Bill Powell, ALU
- Mark Laubach, Broadcom
- Hesham ElBakoury, Huawei
- Bill Keasler, Ikanos
- Marek Hajduczenia, ZTE
- Avi Kliger, Broadcom
- Syed Rahman, Huawei
- Tom Staniec, Cohere
- George Hart, Rogers

Attendance – 3/6/13 Conf Call

- Ed Boyd, Broadcom
- Marek Hajduczenia, ZTE
- Alan Brown, Aurora
- Curtis Knittle, CableLabs
- Joe Solomon, Comcast
- Duane Remein, Huawei
- Bill Powell, ALU
- Christian Pietsch, Qualcomm
- Nicola Varanese, Qualcomm
- Avi Klinger, Broadcom
- Hesham ElBakoury, Huawei
- Steve Shellhammer, Qualcomm
- Syed Rahman, Huawei
- Jim Farmer, Aurora
- Tom Staniec, Cohere
- George Hart, Rogers

OVERVIEW & TOPICS

Overview

- Objective
 - Define the process for the CLT PHY to connect to CNU PHY before the MAC is enabled.
 - Define any re-negotiation or PHY parameter procedure.
 - Define the PHY parameters to be configured over MDIO & Auto-Negotiation
 - What happens after CLT PHY & CNU PHY power up?
 - What parameters are PHY? (others are MAC)
- Output of the Ad Hoc
 - Baseline proposal
 - A single agreed solution is best.
 - Two or more options with pros and cons is the other option.
 - Joint Presentation for next meeting

Link Topics

- Link Transport Methods
 - Upstream
 - Downstream
 - e.g. Time Inserted or Frequency Inserted, or other
 - Protocol
- Auto-negotiation-Link state machine
 - Finding the Downstream
 - Speeding up the process
 - Initial Upstream
- Message Format & Addressing
 - e.g. Address + Register Pages
- Protocol
 - Dynamic or Static: Master or Slave, who makes change
 - e.g. Echo Protocol
- Parameters and Status Indicators
- MAC Discovery Compatibility

Parameters & Status Indicators

System Wide Possible

- TDD or FDD
- Power management control
- Note: Probing of the entire data channel would be handled in the MAC channel and not PHY link channel

Downstream Definition Possible List

- Number of Downstream OFDM channels
- 192MHz OFDM Channels Characteristics
 - Center Frequency, ~~Cyclic Prefix~~, FEC, Interleaver type/depth, ~~symbol length~~
- 192MHz OFDM Channels: Available Sub-Carrier (Frequency allocation)
- 192MHz OFDM Channels: Sub-Carrier Modulation Order

Upstream Definition Possible List

- Upstream PHY Link Channel frequency
- Number of Upstream OFDM channels
- 192MHz OFDM Channels Characteristics
 - Center Frequency, Cyclic Prefix, FEC, Interleaver type/depth, symbol length
- 192MHz OFDM Channels: Available Sub-Carrier (Frequency allocation)
- 192MHz OFDM Channels: Sub-Carrier Modulation Order
- Transmit Power Level
- Transmit Offset

Does not carry MAC Layer or above Frames (Configuration for upper layers could be carried)

Start Up Time Budget

- Finding the Downstream Channel
 - Hunt frequency and find preamble(Estimate at 2 seconds)
- Configuration for Downstream MAC channel
 - 1 second to transfer sub-carrier configuration

Evaluation Criteria

- Link establishment time.
- Simplicity
- Must work all of the time
- Must work below the MAC
- Bandwidth used

Definitions

- PLC – PHY Link Channel

LINK TRANSPORT

Link Transport Notes

- How many CNUs are supported?
 - In general, this is a design specification issue but we need to size fields.
 - Fields should be 15 bits to match LLID size.
 - Practical Numbers for analysis: 256 CNU PHYs per CLT PHY. (8 LLIDs per CNU, what does really mean to the PHY?)
- Do we need a Link configuration on the CLT PHY for every CNU PHY?
 - Some parameters will be common but others will be unique.
 - If we have to specify transmit power, delay offset, etc; they would be unique.
- How fast does it need to be? What is the data rate?
- How is the initial contention handled?
 - Broadcom Proposal: Random Symbol Offset or backoff a number of slot opportunities
- Do we need to detect collisions or just provide avoidance?
 - Broadcom Proposal: Avoidance
- How do we find the initial downstream channel?
 - Broadcom Proposal: Stored from previous position. Hunt based on 6MHz and/or 8MHz center frequencies.
- Do we need to acknowledge information from CLT PHY to CNU PHY?
- How fast do things change in the Network?
 - Updates in minutes.

Link Transport Notes

- How do we handle ingress noise on PHY link channel?
 - Double the channel
 - Move the channel
 - Avoid placing it on top of ingress, use clean spectrum, low modulation order. Only move if required.
- Do we define a grid position for the PHY link channel to simplify searching?
 - One location in a 24MHz channel? (Centered or first carriers or last carriers?)
 - One location in 6MHz and/or 8MHz channel grid? (Centered or first carriers or last carriers?)
 - One location in 2MHz channel grid? (Centered or first carriers or last carriers?)
- How do we transport multiple profile configurations if needed?
 - Option 1: Carry base profile in PHY link channel and bring up MAC with it. Use OAM to configure additional profiles.
 - Option 2: Configure all profiles in the PHY link channel.

Link Transport – Downstream Channel

- How many PHY link channels do you need in the downstream?
 - 1 per 192 MHz
 - 1 for entire downstream
- How much data is needed in the channel?
- How much preamble is needed in the channel?
 - 1 symbol might work with auto-correlation
 - 2 symbols is simpler
 - 8 symbols is easy to find
- We need to define a fixed pattern (preamble) in the downstream PHY link channel
 - Can we use a CP instead of a preamble?
 - Fixed period?

Link Transport – Downstream Data Rate

- Determine the required rate
 - Guessing the bandwidth of configuration of the modulation [channel worst case]
 - 4 channels (of 192MHz) x 16K carriers per block x byte per carrier = 64K Bytes
 - If initial configuration time of 1 second is required, then 64K Bytes needs 512Kbps
 - Double this so 1Mbps.
 - 1Mbps @ 16QAM is 256KHz
 - without overhead, 5 carriers at 4K FFT, 50KHz
 - 1% at 24MHz
 - Duane to expand on the analysis

Link Transport – # of Channels

- Do we want 1 PHY link of 1Mbps per 192 MHz channel downstream?
 - Is it a unique channel or just a duplicate if isolated channels?
 - Option 1: downstream is unique per 192MHz but upstream information would be the same if sharing the same upstream channel. All center Freq of downstream 192MHz blocks
 - Option 2: Duplicate entire PHY link so a multiple channel only needs to listen to 1 for all information
 - Option 3: Single PHY Link channel. Any lower capabilities CNU must listen to common channel that carries the PHY Link channel.
 - The decision for 1 per 192MHz or 1 per downstream can be linked to the decision on required CNU channel support. The PLC must follow this decision.
- Do we want 1 PHY link of ?Mbps per ? MHz channel upstream?
 - For TDD, upstream and downstream channel count would likely be the same.
 - Multiple PHY Link channels will use 2 transmitters out of the limit
 - Number of transmitters limit will grow as channel size increases?

Downstream PHY Link Channel

- Number of preambles of symbols?
 - Fixed pattern, BPSK, PN sequence is an example
 - 2 symbols is used in LTE
 - 2 maybe difficult to detect in bad SNR, 8 would be able to support bad SNR
 - Avi simulation results show 8 symbols has high detection rate
 - Avi will show presentation on results at the next meeting
- How often should preamble be repeated?
 - Every 128 symbols, 8 preamble symbols (1/16th of PHY link channel) [Avi]

Downstream PHY Link Channel

- Cycle Size of PLC
 - Could be a configured size.
 - The maximum period will be defined so the searching time is known
 - The minimum period will be related to the frame alignment indication
- PLC preamble start relative to data channel frame alignment indication
 - The PLC position could be used to identify a known position in the downstream cycle for TDD.
 - In FDD, the PLC position could be aligned with pilot rotation

Upstream PHY Link Channel

- PHY Link upstream
 - Narrow Channel
 - Sets the symbol boundary: Timing advance
- How do we send on all upstream carriers so we can “tune” the upstream?
 - Tuning is modulation selection, phase, amplitude, power
 - Tuning is a burst of pilots
 - Fixed cycle in the PHY – option 1
 - MAC triggered event – option 2
 - What should the MAC send and should it be put on the wire?
 - Would it make sense to send the FEC block?

PHY Link Channel


BASELINE PROPOSAL

Overview


- Objective
 - The PHY Link Channel (PLC) provides a physical layer management path for configuration and status monitoring outside of MAC layer (MPCP) messages or OAM messages.
 - The PLC can be used before or after MAC layer registration to communicate with a remote PHY.
 - The PLC allows for adapting the PHY configuration to coax conditions.
 - The PLC allows for hitless configuration switch over. (*SP#10*)
 - The PLC allows for feature detection and negotiation of features between the CLT PHY and CNU PHY.

Downstream PHY Link Channel Location

- CLT Location Configuration
 - The PLC location will be configured via MDIO on the CLT PHY.
 - The CLT PHY can be configured with one or more PLC's (for redundancy or channel limited CNU's)
 - A PLC is not required on every 192MHz channel but can be placed in multiple channels.
 - PLC must be placed on a 1MHz boundary between (x MHz and y MHz based spectrum Ad Hoc)
 - PLC must be placed in a minimum continuous spectrum of 6 MHz (or 24MHz?) wide.
- CNU Location Detection
 - The PLC location will be detected by the CNU PHY using a vendor specific search algorithm. (last location, carrier configuration information, etc)
 - Define MDIO registers to hunt. (Bill K presentation)
 - One at a time or start/end freq with step




Downstream PHY Link Channel Definition (1)




- The PHY Link Channel occupies 400KHz of spectrum. (M#26)
- The PHY Link Channel is isolated in frequency from the MAC layer data. (M#25)
- The PHY Link Channel will use the same cyclic prefix (CP) and symbol duration as the MAC data channel. (M#5)
- The PLC will be composed of 8 adjacent sub-carriers with the 4K FFT and 16 adjacent sub-carriers with the 8K FFT. (M#26)
- The PHY Link Channel will consist of Preamble Symbols and PHY Data Symbols. Guard Time or Empty symbols maybe included. (M#25)
- The PHY Link Channel will use 16-QAM for all PHY Data Symbols. (M#3)

Downstream PHY Link Channel Definition (2)



- The PHY Link Channel will be a repeated cycle.
- The PHY Cycle time will be aligned with the MAC data channel.
 - In TDD mode, the PHY Cycle Time will be time aligned with the TDD Cycle Time (maybe multiple).
 - In FDD mode, the PHY Cycle Time will be time aligned with the staggered pilot pattern.
 - **The minimum and maximum PHY Cycle Time will be TBD**
- **The PHY Link Channel will contain (8 for both symbols durations?)**
- Preamble Symbols will have a single fixed pattern of TBD pattern & modulation order
- The Preamble will not have error correction for burst noise.
- Infrequent errors in the preamble shouldn't prevent decoding of the PLC after locking onto cycle.
- **The PLC will contain a fixed/configurable number of ??? data carrying symbols.**

PHY Link Frame (Downstream)



- The PHY Link Frame will be a fixed number of bytes.
- PHY Link Frame will contain a 48-bit PHY Destination Address.
 - The MAC Address of the CNU can be used as a PHY address.
 - CNU PHYs will receive instructions from the Broadcast Address or Unicast Address.
- The PHY Link Frame will contain a 2-bit PHY Configuration Identifier to allow for hitless switchover of select PHY configurations. (*SP#10-11*)
- The PHY Link Frame will contain one or more instructions to a remote PHY's registers.
 - Write MDIO Address
 - Write/Read MDIO Address
 - Read MDIO Address
- The PHY Link Frame will contain forward error correction. (*M#23*)
- ??? Code will be used.

PHY Link Channel

STRAW POLLS

Straw Poll #1

- Should the downstream PHY link channel be a fixed modulation order (e.g. QPSK, 16QAM, 64QAM)?
- Y: 27
- N: 1
- Abstain: 7

Straw Poll #2

- The PHY Link Channel should use 16QAM Modulation order?
- Y: 11
- N: 0
- Abstain: 0

Straw Poll #3

- The PHY Link Channel should use the same CP size and symbol duration as the data channel?
- Y: 11
- N: 0
- Abstain: 0

Straw Poll #4

- A CNU will auto-detect the CP size and sub-carrier spacing (symbol duration) of the downstream PHY Link Channel [Not provisioned at CNU]
- Y: 12
- N: 0
- Abstain: 0

Straw Poll #5

- The downstream PHY link channel should be a dedicated set of carriers in every downstream symbol (isolated from MAC data).
- Y: 13
- N: 0
- Abstain: 8

Straw Poll #6

PHY-Link register

I think that the read/write capability of all/nearly all CNU PHY registers should be the same between the PHY-Link (from CLT) and MDIO (from CNU)

Yes	__ 4 __
No, some	_____
No, None	__ 1 __
Abstain	__ 3 __

Straw Poll #7

The downstream PHY Link should include an error correcting code or error checking code?

Error Correcting	<u> 25 </u>
Error checking Code	<u> 4 </u>
Nothing	<u> 0 </u>
Abstain	<u> 7 </u>

Straw Poll #8

The PLC is transparent to the MAC.

No Additional Jitter and latency

No additional Buffering

Yes _36_

No _0_

Abstain _2_

Straw Poll #9

The Downstream PHY Link Channel shall be composed of a preamble (with start of frame delimiter) and PLC frame. It will not include MAC Data. Note: Guard time or dead-time may also be included.

Yes _23_

No _0_

Abstain _10_

Straw Poll #10

- EPoC must support hitless switchover for certain PHY configuration (e.g. Bit loading, Nulling)?
- Yes: 32
- No: 0
- Abstain: 1

Straw Poll #11

- The PLC should include a Configuration ID for hitless switchover?
- Yes: 31
- No: 0
- Abstain: 3

Straw Poll #12

- The 8 or 16 sub-carriers for the downstream PLC will be adjacent carriers.
- Yes:
- No:
- Abstain:

Straw Poll #13

- The downstream PLC must be placed in an EPoC spectrum block of 6MHz or more.
- Yes:
- No:
- Abstain:

Straw Poll #14

- The downstream PLC locations will be on a 1MHz grid (interval).
- Yes:
- No:
- Abstain:

Straw Poll #14

- The downstream PLC locations will be on a 1MHz grid (interval).
- Yes:
- No:
- Abstain:

Straw Poll #15

The PLC preamble will repeat on a configured PLC Cycle Time.

- Yes:
- No:
- Abstain:

Straw Poll #16

In FDD mode, the PHY Cycle Time will be time aligned with the staggered pilot pattern.

- Yes:
- No:
- Abstain:

Straw Poll #17

In TDD mode, the PHY Cycle Time will be time aligned with the TDD Cycle. The PHY Cycle Time maybe multiples of the TDD Cycle.

- Yes:
- No:
- Abstain:

Straw Poll #18

- Preamble Symbols will have a single fixed pattern pattern & modulation order.
 - The Preamble will not have error correction for burst noise.
 - Infrequent errors in the preamble shouldn't prevent decoding of the PLC after locking onto cycle.
-
- Yes:
 - No:
 - Abstain:

PHY Link Channel

MOTIONS

Motion #3

- The Downstream PHY Link Channel shall use a fixed modulation order of 16 QAM to carry PHY link information.

- Mover: Ed Boyd
- Seconder: Kevin Noll

- Y: 39
- N: 0
- Abstain: 0

- Technical Motion $\geq 75\%$

Motion #4

- A CNU shall auto-detect the CP size and sub-carrier spacing of the downstream PHY Link Channel
- Y: 40
- N: 0
- Abstain: 0
- Mover: Ed Boyd
- Seconder: Juan Montojo
- Technical Motion $\geq 75\%$

Motion #5

- The Downstream PHY Link Channel shall use the same CP size and symbol duration as the data channel.
- Y: 42
- N: 0
- Abstain: 0
- Mover: Ed Boyd
- Seconder: Eugene Dai
- Technical Motion $\geq 75\%$

Motion #23

The downstream PHY Link shall include an error correcting code.

Mover: Juan Montojo

Seconder: Kevin Noll

Yes ___37___

No ___1___

Abstain ___4___

Technical Motion $\geq 75\%$

Motion #24

The PLC will be transparent to the MAC.

No Additional Jitter and latency

No additional Buffering

Mover: Sanjay Kasturia

Seconder: Avi Kliger

Yes __39__

No __0__

Abstain __2__

Technical Motion $\geq 75\%$

Motion #25

The Downstream PHY Link Channel shall be composed of a preamble (with start of frame delimiter) and PLC frame. It will not include MAC Data. Note: Guard time or dead-time may also be included.

Mover: Juan Montojo

Seconder: Ed Boyd

Yes _40_

No _0_

Abstain _1_

Technical Motion $\geq 75\%$

March 2013 – Orlando Meeting

Motion #26

The Downstream PLC will be 400KHz wide without continuous pilots.
8 subcarriers at 50KHz spacing or 16 subcarriers at 25KHz spacing.

Mover: Nicola Varanese

Seconder: Avi Kliger

Yes _31_

No _1_

Abstain _10_

Technical Motion $\geq 75\%$

Earlier Presentations on Link

REFERENCE MATERIALS

PHY Link Channel

Ed Boyd, Hesham ElBakoury, Duane Remein

DOWNSTREAM COMMAND FORMAT PROPOSAL

Downstream PHY Register Instruction

- A PLC frame will contain 1 or more PHY Register Instructions.
- The PHY Register Instruction is variable length based on the OPCODE used.
- OPCODEs support reading and writing MDIO addresses.
- The write/read verify command allows for an acknowledged write.
- Up to 32 consecutive addresses can be configured or read with a single command.
 - Example for writing 8 addresses in the PHY
 - With Consecutive Address: Opcode (1B) + Address (2B) + 8xWriteData(2B) = 19 Bytes
 - Without Consecutive Address: [Opcode (1B) + Address (2B) + WriteData(2B)]x8 = 40 Bytes

