


# PHY High Level Block Diagrams – R03

## 23 October 2013

(work in progress)

Avi Kliger, Mark Laubach  
Broadcom


As presented in September 2013:



EPoC Downstream Transmitter Block Diagram (starting point)

NOTE: All digital domain

Updated:




## EPoC Downstream **CLT** Transmitter Block Diagram

NOTE: All digital domain

NOTE: Sub-Carrier Configuration includes sub-carrier use and QAM mapping

NOTE: Not converted yet to IEEE 802 Vertical Form

## All New R02 (in progress):



Assumption: Upstream PLC will be similar to downstream, with added functionality to control bursts separate from data


## EPoC Upstream CNU Transmitter Block Diagram

NOTE: All digital domain

NOTE: Sub-Carrier Configuration includes sub-carrier use and QAM mapping

NOTE: Not converted yet to IEEE 802 Vertical Form

# All New R02 (in progress):




## EPoC Upstream CNU Transmitter Block Diagram

NOTE: All digital domain

NOTE: Sub-Carrier Configuration includes sub-carrier use and QAM mapping

NOTE: Not converted yet to IEEE 802 Vertical Form

# Upstream



# Summary

- Downstream CLT Transmitter near complete
- Upstream CNU Transmitter
  - Work in progress
- Needed: PHY path block delays
  - Work in progress

**THANK YOU**