

Proposed Baseline text for:  
**Chip-to-chip 400 Gb/s eight-lane  
Attachment Unit Interface  
(CDAUI-8)**

Tom Palkert

MoSys


Jan. 15 2015

- Contributors:

- Haoli Qian (Credo)
- Jeff Twombly (Credo)
- Scott Irwin (Mosys)
- Piers Dawe (Mellanox)
- Mike Dudek (qLogic)
- Ali Ghiasi (Quantum)


- Supporters:

- Mizuki Shiro (Mitsubishi)
- Dr. Kojima (Mitsubishi)
- Bill Brennan (Credo)
- Yonatan Malkiman (Mellanox)
- Oded Wertheim (Mellanox)
- Jonathan King (Finisar)
- Yasuo Hidaka (Fujitsu)




**Figure C-1—Example CDAUI-8 chip-to-chip relationship to the ISO/IEC Open System Interconnection reference model and the IEEE 802.3 CSMA/CD LAN model**

# CDAUI-8 Chip to Chip Channel




**Chip to chip insertion loss budget at 25 GHz**



**CDAUI-8 Transmitter Compliance points**

## CDAUI-8 chip-to-chip channel insertion loss




Parameter	Reference	Value	Units
<b>Signaling rate per lane ( Range)</b>		51.5625 ± 100 ppm	GBd
<b>Differential peak to peak output voltage (max)</b>	93.8.1.3		
<b>Transmitter disabled</b>		30	mV
<b>Transmitter enabled</b>		1200	mV
<b>Common-mode voltage (max)</b>	93.8.1.3	1.9	V
<b>Common-mode voltage (min)</b>	93.8.1.3	0	V
<b>AC common-mode output voltage (mas, RMS)</b>	93.8.1.3	12	mV
<b>Differential output return loss (min)</b>		TBD	dB
<b>Common-mode output return loss (min)</b>		TBD	dB
<b>Output waveform<sup>a</sup></b>			
<b>Steady state voltage v<sub>f</sub> (max)</b>	93.8.1.5.2 <sup>b</sup>	0.6	V
<b>Steady state voltage v<sub>f</sub> (min)</b>	93.8.1.5.2 <sup>b</sup>	0.4	V
<b>Linear fit pulse peak (min)</b>	93.8.1.5.2 <sup>b</sup>	0.71 x v <sub>f</sub>	V
<b>Pre-cursor equalization</b>	98D.3.1.1	Table 98D-2	-
<b>Post-cursor equalization</b>	98D.3.1.1	Table 98D-3	-
<b>Signal-to-noise-and-distortion ratio (min)</b>	93.8.1.6 <sup>b</sup>	27	dB
<b>Output Jitter (max)</b>	92.8.3.8		
<b>Even-odd jitter</b>		0.035	UI
<b>Effective bounded uncorrelated jitter, peak-to-peak<sup>c</sup></b>		0.1	UI
<b>Effective total uncorrelated jitter, peak-to-peak<sup>cd</sup></b>		0.22	UI

<sup>a</sup>The state of the transmit equalizer is controlled by management interface.

<sup>b</sup>The values of the parameters are measured as defined in the referenced subclause except that the values of N<sub>p</sub> and N<sub>w</sub> are 5.

<sup>c</sup>Effective bounded uncorrelated jitter and effective total uncorrelated jitter are measured as defined in 92.8.3.8.2.



Transmit equalizer functional model




### Pre-cursor equalization

Local_eq_cm1 value	$c(-1)$ ratio $\left(\frac{c(-1)}{ c(-1)  +  c(0)  +  c(1) }\right)$
0	0±0.04
1	-0.05±0.04
2	-0.1±0.04
3	-0.15±0.04

### Post-cursor equalization

Local_eq_c1 value	$c(1)$ ratio $\left(\frac{c(1)}{ c(-1)  +  c(0)  +  c(1) }\right)$
0	0±0.04
1	-0.05±0.04
2	-0.1±0.04
3	-0.15±0.04
4	-0.2±0.04
5	-0.25±0.04



**CDAUI-8 receiver compliance points**

## Receiver interference tolerance parameters

Parameter	Test 1 Values			Test 2 Values			Units
	Min	Max	Target	Min	Max	Target	
<b>Bit error ratio<sup>ab</sup></b>	-	10 <sup>-6</sup>		-	10 <sup>-6</sup>		-
<b>Applied pk-pk sinusoidal jitter</b>			Table 88-13			Table 88-13	
<b>Insertion loss at 26 GHz<sup>c</sup></b>	31	32		10	11		dB
<b>Coefficients of fitted insertion loss<sup>d</sup></b>							
<b>a<sub>0</sub></b>	-1	2		-1			dB
<b>a<sub>1</sub></b>	0	2.937		0.817			dB/GHz <sup>1/2</sup>
<b>a<sub>2</sub></b>	0	1.599		0.801			dB/GHz
<b>a<sub>4</sub></b>	0	0.03		0.01			dB/GHz <sup>2</sup>
<b>RSS_DFE2<sup>e</sup></b>					-		-
<b>COM including effects of broadband noise</b>	-	-	2	-	-	2	dB

<sup>a</sup>Bit error ratio replaces the RS symbol error ratio measurement in 93.8.2.3

<sup>b</sup>Maximum BER assumes errors are not correlated to ensure sufficiently high mean time to false packet acceptance (MTTFPA) assuming 64B/66B coding. Actual implementation of the receiver is beyond the scope of this standard

<sup>c</sup>Measured between TPt and TP5 (see Figure 93C-4)

<sup>d</sup>Coefficients are calculated from the insertion loss measured between TPt and TP5 (see Figure 93C-4) using the method in 93A.3 with  $f_{\min} = 0.05$  GHz, and  $f_{\max} = 51.5625$  GHz, and maximum  $\Delta f = 0.01$  GHz

<sup>e</sup>RSS\_DFE2 is equivalent to RSS\_DFE4 described in 93A.2 except that  $n_1=2$  and  $n_2=5$ .

## Channel Operating Margin parameters

Parameter	Symbol	Value	Units
Signaling rate	$f_b$	51.5625	GBd
Maximum start frequency	$F_{min}$	0.05	GHz
Maximum frequency step	$\Delta f$	0.01	GHz
<b>Device package model</b>			
Single-ended device capacitance	$C_d$	$2.5 \times 10^{-4}$	nF
Transmission line length, Test 1	$Z_p$	12	mm
Transmission line length, Test 2	$Z_p$	30	mm
Single-ended board capacitance	$C_b$	$1.8 \times 10^{-4}$	nF
Single-ended reference resistance	$R_o$	50	ohms
Single-ended termination resistance	$R_d$	55	Ohms
Receiver 3 dB bandwidth	$f_r$	$0.75 \times f_b$	GHz
Transmitter equalizer, minimum cursor coefficient	$c(0)$	0.6	-
Transmitter equalizer, pre-cursor coefficient	$c(-1)$		-
Minimum value		-0.15	
Maximum value		0	
Step size		0.05	
Transmitter equalizer, post-cursor coefficient	$c(1)$		-
Minimum value		-0.35	
Maximum value		0	
Step size		0.05	

<b>Continuous time filter, DC gain</b>	$g_{DC}$		<b>dB</b>
Minimum value		<b>-12</b>	
Maximum value		<b>0</b>	
Step size		<b>1</b>	
<b>Continuous time filter, zero frequency</b>	$f_z$	$f_b/4$	GHz
<b>Continuous time filter, pole frequencies</b>	$f_{p1}$	$f_b/4$	GHz
	$f_{p2}$	$f_b$	
<b>Transmitter differential peak output voltage</b>			
Victim	$A_v$	0.4	V
Far-end aggressor	$A_{fe}$	0.4	V
Near-end aggressor	$A_{ne}$	0.6	V
<b>Number of signal levels</b>	L	2	-
<b>Level separation mismatch ratio</b>	$R_{LM}$	1	
<b>Transmitter signal-to-noise ratio</b>	$SNR_{TX}$	27	dB
<b>Number of samples per unit interval</b>	M	32	-
<b>Decision feedback equalizer (DFE) length</b>	$N_b$	5	UI
<b>Normalized DFE coefficient magnitude limit, for n=1 to <math>N_b</math></b>	$B_{max}(n)$	1.0	-
<b>Random jitter, RMS</b>	$\sigma_{RJ}$	0.01	UI
<b>Dual-Dirac jitter, peak</b>	$A_{DD}$	0.05	UI
<b>One-sided noise spectral density</b>	$\eta_o$	$5.2 \times 10^{-8}$	$V^2/GHz$
<b>Target detector error ratio</b>	$DER_0$	$10^{-6}$	-