

# Logic Ad Hoc Report

**IEEE P802.3bs 400 Gb/s Ethernet Task Force**

May 2015 Pittsburgh

Mark Gustlin – Xilinx

# 400GbE Logic Report

- The stated charter is: **Work on technical proposals related to the 400GbE Architecture**
- Dates of future logic ad hoc meetings will be announced via the reflector
- The 400 Gb/s Ethernet Task Force Logic Ad Hoc held one meeting on April 27<sup>th</sup>

# 400GbE Logic Ad Hoc Presentations (2/17)

- Investigation on Technical feasibility of FEC Architecture with 1X400Gbps or 4X100Gbps - Xinyuan Wang
  - Showed the pros and cons for 1x400G vs. 4x100G FEC architecture
- Wander in 400GbE Transcoding Link - Tongtong Wang
  - Showed that baseline wander and clock wander are acceptable for scrambling after transcoding

**Thanks!**