

# Logic track closing report

Mark Gustlin, Xilinx

IEEE P802.3bs Task Force, Dallas, November 2015

# Progress

- Comment resolution
  - Resolved all 26 T/TR and 9 E/ER comments (for clauses 118, 119, 120) that were allocated to the logic track
- Logic track resolved comments for 3.4 hours
  - 35 comments resolved works out as 5.9 minutes per comment
  - Thanks to the Editors and Logic track members for their hard work in preparation for and during this meeting

# Items decided upon

- Closed comment #28 (PCS lane forming), based on gustlin\_3bs\_02
- Comment #236 is closed but resolution could change depending on comment #45. #45 could also impact comment #56.
- OIF liaison was completed.

# Remaining Significant Open Issues

- We used some of the open time to discuss these items and asked for volunteers to drive them to closure
  - Hi BER
  - Sublayer delay constraints are TBD, same with skew limitations
  - Define 400G AM fields
  - Exact criteria for achieving AM lock
    - AMP\_valid
  - Deleting idles
  - FEC Bypass indication

Thanks!