

# Logic Ad Hoc Report

**IEEE P802.3bs 400 Gb/s Ethernet Task Force**

January 2016 Atlanta

Mark Gustlin – Xilinx

# 400GbE Logic Report

- The stated charter is: **To address all issues in relation to the overall architecture of IEEE P802.3bs to ensure progress towards a technically complete draft**
- Dates of future logic ad hoc meetings will be announced via the reflector
- The 400 Gb/s Ethernet Task Force Logic Ad Hoc held two meetings

# 400GbE Logic Ad Hoc Presentations (12/11/15)

- **Alignment Marker Lock/Unlock Schemes for 400GE – Zhongfeng Wang**
- **FEC Modes – Phil Sun**
- **400GbE AMs and PAM4 test pattern characteristics – Pete Anslow**

# 400GbE Logic Ad Hoc Presentations (12/11/15)

- 400GbE AMs revised proposal – Pete Anslow
- Pre-FEC BER Monitoring and Signaling – Dave Ofelt

**Thanks!**