

Logic track closing report

Mark Gustlin, Xilinx

IEEE P802.3bs Task Force, Atlanta, January 2016

Progress

- Comment resolution
 - Resolved all 45 comments (for clauses 119 and 120) that were allocated to the logic track
- Logic track resolved comments for 3 hours 35 minutes
 - 45 comments resolved works out as 4.7 (last time 5.9) minutes per comment
 - Thanks to the Editors and Logic track members for their hard work in preparation for and during this meeting

Items decided upon

- Closed comments #68/5 (PCS sync SM), based on gustlin_3bs_03_0116, 3 consecutive errors from the same codeword
- Closed comments #65 (PCS equation simplification), based on gustlin_3bs_04_0116, clean up and simplification of equations
- Added transmit bit ordering diagram (comment #66 and gustlin_3bs_02_0116)
- Significant other cleanup items after collateral damage when changing to codeword interleaving

Remaining Significant Open Issues

- We used some of the open time to discuss these items and asked for volunteers to drive them to closure
 - ~~Hi-BER~~
 - Sublayer delay constraints are TBD, same with skew limitations
 - Define 400G AM fields
 - Made progress, but some more work to do on this
 - Exact criteria for achieving AM lock
 - AMP_valid
 - ~~Deleting idles~~
 - ~~FEC Bypass indication~~

Thanks!