

Logic Ad Hoc Report

IEEE P802.3bs 400 Gb/s Ethernet Task Force

March 2016 Macau

Mark Gustlin – Xilinx

400GbE Logic Report

- The stated charter is: **To address all issues in relation to the overall architecture of IEEE P802.3bs to ensure progress towards a technically complete draft**
- Dates of future logic ad hoc meetings will be announced via the reflector
- The 400 Gb/s Ethernet Task Force Logic Ad Hoc held two meetings

400GbE Logic Ad Hoc Presentations (2/9/16)

➤ **Proposed AM Format – Mark Gustlin Et al.**

400GbE Logic Ad Hoc Presentations (2/23/16)

- **Proposed MAC and PCS sublayer delay – Mark Gustlin et al.**
- **AMP_Valid and PCS_Lane TBDs – Mark Gustlin**
- **Skew in 400GbE – Mark Gustlin**
- **Alignment Marker Format Updates – Adrian Butter**
- **400GbE AMs revised proposal – Pete Anslow**

Thanks!