

Logic track closing report

Mark Gustlin, Xilinx

IEEE P802.3bs Task Force, Macau, March 2016

Progress

- Comment resolution
 - Resolved 21 comments (for clauses 118-120) that were allocated to the logic track
- Logic track resolved comments for 3 hours
 - 21 comments resolved works out as 8.5 minutes per comment
 - Thanks to the Editors and Logic track members for their hard work in preparation for and during this meeting

Items decided upon

- Closed comments #3 and related comments on AM format based on butter_3bs_02a_0116
- Closed comments #163 adding annex 119A, example codewords
- Closed comment #23, filling in the TBDs in amp_valid and pcs_lane.
- Added in text for clause 118 per comment #33

Remaining Significant Open Issues

- ~~Sublayer delay constraints are TBD, same with skew limitations~~
- ~~Define 400G AM fields~~
 - ~~Made progress, but some more work to do on this~~
- ~~Exact criteria for achieving AM lock~~
 - ~~AMP_valid~~
- Sublayer delay in the PMA clause is magenta
- Management and register functions need to be added to clause 118

Thanks!