



## **Chip to Module simulations and the effect of crosstalk.**

Mike Dudek      Cavium

Tao Hu            Cavium


March 13, 2017

- **This presentation explores the difference between ADS simulation and COM on a chip to module link with and without crosstalk and other impairments.**
- **The loss of the long package and host PCB traces used in COM are concatenated with a measured mated test fixture file which includes crosstalk. Initial results are presented with no other degradations in the Tx and package and PCB traces.**
- **Further results are presented showing the effect of various impairments including Tx noise, package model capacitances and package and board impedance variations.**
- **This is a follow on to two presentations at the March 6<sup>th</sup> 2017 Electrical Ad-Hoc. This presentation includes some corrections and clarifications. Significant differences are that it was realized that 5ps risetime (not 8ps) had been used for the ADS simulations so COM simulations were changed to 5ps to match. Also the FIR in COM was changed to a 3-tap FIR as had been used in ADS (except for the COM optimized setting comparisons.)**


# Methodology and details.

- **Characterize ADS PAM4 driver to ensure the Tx used in COM is the same**
  - 0.8V voltage swing
  - 5ps 20-80% risetime
- **In ADS, sweep TX FIR and CTLE to find optimal eye at BER 1E-5 at scope**
  - pre1: -0.15 to 0 with step 0.05
  - post1: -0.25 to 0 with step 0.05
  - Optimal in this work is the largest eye amplitude. If eye amplitude\*eye width had been chosen as the optimal setting slightly different results would have been obtained.
  - CTLE is as defined in 120E.3.1.7 draft 3.0.
- **ADS simulations used bit by bit and simulations used 10<sup>5</sup> bits when not otherwise noted. A comparison for some of the results with 10<sup>7</sup> bits is included showing only minor differences.**
- **All ADS simulation eye height and eye width measurements are from the ADS measurement methodology not the method adopted in the 802.3bs draft.**
- **In ADS eye 0 is the lowest eye, eye 1 is the middle eye and eye 2 is the upper eye.**
- **Simulations were also performed in COM to get eye height (VEO) at BER 1E-5**


# AMI driver risetime: 5pS 20-80%




# Chip to module block diagram with initial simulation parameters



# Mated QSFP test fixture insertion loss




# QSFP mated test fixtures THRU and FEXT




FEXT measured per procedure for mated test boards =2.7mV rms.

# 151mm 100ohm PCB plus mated QSFP test fixture insertion loss





# ADS BER 1E-5 eye as measured by “scope” w/o xtalk




measurement	...robe_rx1.Summary	
	batchNumber=1	
WidthAtBER0	1.506E-11	
WidthAtBER1	1.506E-11	
WidthAtBER2	1.544E-11	
HeightAtBER0	0.064	
HeightAtBER1	0.063	
HeightAtBER2	0.065	

**Optimal settings:**

FIR: -0.1 0.85 -0.05

CTLE: 6.5dB

# ADS BER 1E-5 eye as measured by “scope” w/ xtalk



measurement	...robe_rx1.Summary	
	batchNumber=1	
WidthAtBER0	1.468E-11	
WidthAtBER1	1.468E-11	
WidthAtBER2	1.506E-11	
HeightAtBER0	0.062	
HeightAtBER1	0.061	
HeightAtBER2	0.063	

### Optimal settings:

FIR: -0.1 0.85 -0.05

CTLE: 6.5dB



## COM simulation

# COM configurations

	A	B	C	D	E	F	G	H	I	J	K	L
1	Table 93A-1 parameters					I/O control				Table 93A-3 parameters		
2	Parameter	Setting	Units	Information		DIAGNOSTICS	0	logical		Parameter	Setting	Units
3	f_b	26.5625	GBd			DISPLAY_WINDOW	0	logical		package_tl_gamma0_a1_a2	[0 1.734e-3 1.455e-4]	
4	f_min	0.05	GHz			Display frequency domain	0	logical		package_tl_tau	6.141E-03	ns/mm
5	Delta_f	0.01	GHz			CSV_REPORT	0	logical		package_Z_c	100	Ohm
6	C_d	[0 0]	nF	[TX RX]		RESULT_DIR	.\results\C2C_{date}\					
7	z_p select	[1]		[test cases to run]		SAVE_FIGURES	0	logical		Table 92-12 parameters		
8	z_p (TX)	[30]	mm	[test cases]		Port Order	[1 3 2 4]			Parameter	Setting	
9	z_p (NEXT)	[ 12 ]	mm	[test cases]		RUNTAG	c2m_MTF			board_tl_gamma0_a1_a2	[0 4.114e-4 2.547e-4]	
10	z_p (FEXT)	[ 30]	mm	[test cases]		Receiver testing				board_tl_tau	6.191E-03	ns/mm
11	z_p (RX)	[0 0]	mm	[test cases]		RX_CALIBRATION	0	logical		board_Z_c	100	Ohm
12	C_p	[0 0]	nF	[TX RX]		Sigma BBN step	5.00E-03	V		z_bp (TX)	151	mm
13	R_0	50	Ohm			IDEAL_TX_TERM	0	logical		z_bp (NEXT)	0	mm
14	R_d	[50 50]	Ohm	[TX RX]		T_r	5.00E-03	ns		z_bp (FEXT)	151	mm
15	f_r	0.75	*fb			FORCE_TR	1	logical		z_bp (RX)	0	mm
16	c(0)	0.6		min		Non standard control options						
17	c(-1)	[-0.15:0.05:0]		[min:step:max]		INC_PACKAGE	1	logical				
18	c(-2)	[0]				IDEAL_RX_TERM	1	logical				
19	c(1)	[-0.25:0.05:0]		[min:step:max]		INCLUDE_CTL	1	logical				
20	g_DC	5 3 3.5 4 4.5 5 5.5 6 6.5 7 7	dB	[min:step:max]		INCLUDE_TX_RX_FILTER	1	logical				
21	f_z	6.155 5.733 5.353 5.007 4.	GHz			COM_CONTRIBUTION	0	logical				
22	f_p1	5 15.6 15.6 15.6 15.6 15.6 1	GHz									
23	f_p2	1 14.1 14.1 14.1 14.1 14.1 1	GHz									
24	A_v	0.4	V									
25	A_fe	0.4	V									
26	A_ne	0.4	V									
27	L	4										
28	M	32										
29	N_b	0	UI									
30	b_max(1)	0										
31	b_max(2..N_b)	0										
32	sigma_RJ	0	UI									
33	A_DD	0	UI									
34	eta_0	0.00E+00	V <sup>2</sup> /GHz									
35	SNR_TX	100	dB									
36	R_LM	1										
37	DER_0	1.00E-05										
38	Operational control		1									
39	COM Pass threshold	3	dB									
40	Include PCB	1	Value	0, 1								
41	PHY_type	C2M										
42	EH_min	32	Value	EH limit								
43	EH_max	34	Value	EH limit								
44	f_HP_P	1.2 1.2 1.2 1.2 1.2 1.2 1.2	GHz									
45	f_HP_Z	1 1.075 1.05 1.025 1 1 1 1 1	GHz									
46												

# COM results

```
code_revision: '1.65'  
config_file: 'eq_qsfp_mtf_jitter_xtalk_0307_row1row2.xls'  
file_names: '"c2m_MTF --A_MCB_P1P3_TX3_tcard_P2P4_TX3"'  
levels: 4  
Pkg_len_TX: 30  
Pkg_len_NEXT: 12  
Pkg_len_FEXT: 30  
Pkg_len_RX: 0  
baud_rate_GHz: 26.5625  
f_Nyquist_GHz: 13.2813  
channel_operating_margin_dB: 14.7807  
peak_interference_mV: 7.3100  
peak_channel_interference_mV: 7.3100  
peak_ISI_mV: 7.3100  
peak_uneq_pulse_mV: 189.6184  
peak_MDXTK_interference_mV: 0  
peak_MDNEXT_interference_mV: 0  
peak_MDFEXT_interference_mV: 0  
available_signal_after_eq_mV: 40.0822  
steady_state_voltage_mV: 126.5731  
VEO_mV: 65.5443  
VEO_normalized: 0.8176  
VEC_dB: 1.7489  
equivalent_ISI_ICN: 0  
sci_noise_FD_RMS: 0  
CTLE_zero_poles: [9.2972e+09 1.0000e+09 1.4100e+10 1.5600e+10 1.2000e+09]  
CTLE_DC_gain_dB: -6.5000  
TXLE_taps: [0 -0.1000 0.8500 -0.0500 0 0]  
DFE_taps: [0x1 double]  
cci_noise_TD_BER: 0  
peak_interference_at_BER: 0.0073  
FOM: 26.1098  
DFE4_RSS: 0  
DFE2_RSS: 0
```

**No xtalk**  
com\_ieee8023\_93a\_165('eq\_qsfp\_mtf.xls', 0, 0,  
'A\_MCB\_P1P3\_TX3\_tcard\_P2P4\_TX3.s4p')

```
code_revision: '1.65'  
config_file: 'eq_qsfp_mtf_jitter_xtalk_0307_row1row2.xls'  
file_names: '"c2m_MTF --A_MCB_P1P3_TX3_tcard_P2P4_TX3,c2m_MTF --MCB_P1P3_TX1_HCB_P2P4_TX3"'  
levels: 4  
Pkg_len_TX: 30  
Pkg_len_NEXT: 12  
Pkg_len_FEXT: 30  
Pkg_len_RX: 0  
baud_rate_GHz: 26.5625  
f_Nyquist_GHz: 13.2813  
channel_operating_margin_dB: 14.0736  
peak_interference_mV: 7.9300  
peak_channel_interference_mV: 7.9300  
peak_ISI_mV: 7.3100  
peak_uneq_pulse_mV: 0.4301  
peak_MDXTK_interference_mV: 2.4400  
peak_MDNEXT_interference_mV: 0  
peak_MDFEXT_interference_mV: 2.4400  
available_signal_after_eq_mV: 40.0822  
steady_state_voltage_mV: 126.5731  
VEO_mV: 64.3043  
VEO_normalized: 0.8022  
VEC_dB: 1.9148  
equivalent_ISI_ICN: 4.6485e-04  
sci_noise_FD_RMS: 0  
CTLE_zero_poles: [9.2972e+09 1.0000e+09 1.4100e+10 1.5600e+10 1.2000e+09]  
CTLE_DC_gain_dB: -6.5000  
TXLE_taps: [0 -0.1000 0.8500 -0.0500 0 0]  
DFE_taps: [0x1 double]  
cci_noise_TD_BER: 0.0024  
peak_interference_at_BER: 0.0079  
FOM: 25.6388  
DFE4_RSS: 0  
DFE2_RSS: 0
```

**With xtalk**  
com\_ieee8023\_93a\_165('eq\_qsfp\_mtf.xls', 3, 0,  
'A\_MCB\_P1P3\_TX3\_tcard\_P2P4\_TX3.s4p',  
'MCB\_P1P3\_TX1\_HCB\_P2P4\_TX3\_term\_changed.s4p',  
'MCB\_P1P3\_TX2\_HCB\_P2P4\_TX3\_term\_changed.s4p',  
'MCB\_P1P3\_TX4\_HCB\_P2P4\_TX3\_term\_changed.s4p')

# Conclusions from initial simulations.

- **With the risetime corrected and using a 3 tap FIR the adaptation in COM found the same optimum settings for eye height as ADS.**
- **The COM VEO is 2-3mV larger than the ADS simulation with these same settings.**
- **With an unrealistically good host and IC package the 32mV eye amplitude is easily achieved with a 10dB channel**
- **There is a small degradation in eye height with test board FEXT of 2.7mV.**
- **Note that this comparison between COM and ADS results is very different from the March 6 presentation to the ad-hoc. In that presentation using a 4 tap FIR, COM adjusted its tap weights such that although COM reported a similar VEO, ADS simulation with the same tap weights reported a much worse eye.**



## Adding Impairments

# Impairments methodology and limitations.

- **Perform simulation w/ various source impedance, package impedance, board impedance, Cd and Cp, jitter and noise.**
- **For each set of parameters adjust Av such that Vf=0.4V at TP0a with Np=13.**
- **When Jitter is added it is added in the ADS transmitter with the values Jitter: 0.01UI RJ; 0.02UI DJ**
- **For calculating the effect of Tx\_SNR, noise was added to the receiver equal to the rms value of the noise created by the Tx\_SNR when passed through the channel.**
- **Due to limitations in the simulation environment the effect of RLM was not investigated.**
- **Additional board degradations and reflections are not included.**
- **Tx die risetime of 5ps is likely to be somewhat optimistic.**



# Eye @ BER 1E-5

Row	Av (V)	Rd (ohm)	Cd (pF)	Cp (pF)	Vf (Np=13) (V)	Package Zc (ohm)	Board Zc (ohm)	SNR_TX (dB)	Jitter On	CTLE peaking (dB)	TX FIR	Mated Board FEXT (mV)	Lower Eye Width (pS)	Center Eye Width (pS)	Upper Eye Width (pS)	Lower Eye Height (mV)	Center Eye Height (mV)	Upper Eye Height (mV)
1	0.4	50	0	0	0.385	100	100	No Tx noise	No	6.5	[-0.1 0.85 -0.05]	0	15.1	15.1	15.4	64	63	65
2	0.4	50	0	0	0.385	100	100	No Tx noise	No	6.5	[-0.1 0.85 -0.05]	2.7	14.7	14.7	15.1	62	61	63
3	0.416	50	0	0	0.4	100	100	No Tx noise	Yes	6.5	[-0.1 0.85 -0.05]	3.5	12.6	13.2	13.6	57	57	59
4	0.418	50	0.18	0.11	0.4	100	100	No Tx noise	Yes	6	[-0.1 0.8 -0.1]	3.5	11.5	11.7	11.5	47	50	49
5	0.418	50	0.28	0.11	0.4	100	100	No Tx noise	Yes	5	[-0.1 0.75 -0.15]	3.5	10.4	10.4	10.2	38	40	41
6	0.442	55	0.18	0.11	0.4	90	109.8	No Tx noise	Yes	6	[-0.1 0.8 -0.1]	3.5	11.3	11.5	11.5	46	45	48
7	0.445	55	0.28	0.11	0.4	85	109.8	No Tx noise	Yes	5	[-0.1 0.75 -0.15]	3.5	9.8	10.4	10.2	38	38	40
8	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	3.5	8.7	8.3	8.7	30	28	31
9	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	5.1	8.5	8.3	8.3	29	28	31
10	0.442	55	0.18	0.11	0.4	90	109.8	31	Yes	6	[-0.1 0.8 -0.1]	5.1	9.8	10.0	10.0	37	37	39
11	0.442	55	0.18	0.11	0.4	90	109.8	32.5	Yes	6	[-0.1 0.8 -0.1]	5.1	10.6	10.4	10.2	40	38	41

 802.3 bs draft 3.0 120D

 802.3 cd draft 1.2 clause 137

**Note that 0.22UI eye width (120E draft 3.0 spec) = 8.28ps and it is expected that ADS eye width is optimistic compared to 120E test methodology.**

**The Mated Board FEXT numbers quoted are what would have been measured using the 1200mV amplitude and 9.6ps risetime specified in the mated board FEXT test. They are not the actual FEXT produced in the simulation which will be smaller due to lower amplitude aggressors and the package and board losses.**

# Eye @ BER 1E-5

## 100K bits

Row	Av (V)	Rd (ohm)	Cd (pF)	Cp (pF)	Vf (Np=13) (V)	Package Zc (ohm)	Board Zc (ohm)	SNR_TX (dB)	Jitter On	CTLE peaking (dB)	TX FIR	Mated Board FEXT (mV)	Lower Eye Width (pS)	Center Eye Width (pS)	Upper Eye Width (pS)	Lower Eye Height (mV)	Center Eye Height (mV)	Upper Eye Height (mV)
8	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	3.5	8.7	8.3	8.7	30	28	31
9	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	5.1	8.5	8.3	8.3	29	28	31
11	0.442	55	0.18	0.11	0.4	90	109.8	32.5	Yes	6	[-0.1 0.8 -0.1]	5.1	10.6	10.4	10.2	40	38	41

## 10Million bits

Row	Av (V)	Rd (ohm)	Cd (pF)	Cp (pF)	Vf (Np=13) (V)	Package Zc (ohm)	Board Zc (ohm)	SNR_TX (dB)	Jitter On	CTLE peaking (dB)	TX FIR	Mated Board FEXT (mV)	Lower Eye Width (pS)	Center Eye Width (pS)	Upper Eye Width (pS)	Lower Eye Height (mV)	Center Eye Height (mV)	Upper Eye Height (mV)
8	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	3.5	8.5	8.3	8.7	29	29	31
9	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	5.1	8.5	8.3	8.7	28	29	31
11	0.442	55	0.18	0.11	0.4	90	109.8	32.5	Yes	6	[-0.1 0.8 -0.1]	5.1	10.6	10.2	9.98	39	38	40

## COM

Row	Av (V)	Rd (ohm)	Cd (pF)	Cp (pF)	Vf (Np=13) (V)	Package Zc (ohm)	Board Zc (ohm)	SNR_TX (dB)	Jitter On	CTLE peaking (dB)	TX FIR	Mated Board FEXT (mV)	Height (VEO) (mV)
8	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	3.5	26.4
9	0.445	55	0.28	0.11	0.4	85	109.8	31	Yes	5	[-0.1 0.75 -0.15]	5.1	25.96
11	0.442	55	0.18	0.11	0.4	90	109.8	32.5	Yes	6	[-0.1 0.8 -0.1]	5.1	36.1

802.3 bs draft 3.0 120D

802.3 cd draft 1.2 clause 137


# Conclusions.

- Increasing the number of bits for the simulation beyond  $10^5$  only makes a small difference.
- For the impaired channels COM also found the same optimal equalizer settings (with 3 tap FIR).
- In contrast to the no impairment channel where COM VEO was 2-3mV larger than the ADS simulation with the same settings, with these impaired channels COM VEO is giving 2-3mV smaller VEO than ADS.
- The 32mV eye amplitude specification is not achieved with the worst case 120D draft 3.0 transmitter even without including the effects of RLM and additional host PCB issues.
- The 32mV eye amplitude specification does look achievable with the 802.3cd draft 1.2 clause 137 transmitter.
- Key parameters are die capacitance, Tx\_SNR.
- Transmitter noise appears to be swamping out the effect of the FEXT. Both COM and ADS are showing this effect.




# Backup.

# 30mm 100ohm COM package insertion loss



# 151mm 100ohm COM PCB insertion loss



# CTLE curves

