

Logic track closing report

Mark Gustlin, Xilinx

IEEE P802.3bs Task Force, Vancouver 2017

Progress

- Comment resolution
 - Resolved 18 comments (for clauses 118-120) that were allocated to the logic track
- Logic track resolved comments for 134 minutes
 - 18 comments resolved works out as 7.4 minutes per comment
 - Thanks to the Editors and Logic track members for their hard work in preparation for and during this meeting

Logic Items decided upon

- Clock content note to close on this issue (decided in the main task force)
- Significant rework of the FEC degraded signaling structure in the document

Thanks!