

# IEEE P802.3bs 400 Gb/s Ethernet Task Force Logic Ad Hoc

February 23, 2016

Mark Gustlin - Xilinx

# Meeting Notes

- The stated charter is: **The charter of the Logic Ad hoc will be to address all issues in relation to the overall architecture of IEEE P802.3bs to ensure progress towards a technically complete draft**
- **Any changes to the meeting minutes from the 2/9/16 call?**
- **Reminder of the patent policy: <http://www.ieee802.org/3/patent.html>**
  - Is anyone unfamiliar with it?
- Attendees names and affiliations will be taken from the Webex participants list. If you attend via phone only, or if your employer and affiliation are different, please send me an e-mail.
- **Logic ad hoc location:**  
<http://www.ieee802.org/3/bs/public/adhoc/logic/index.shtml>

# Agenda

- **Proposed MAC and PCS sublayer delay – Mark Gustlin et al.**
- **AMP\_Valid and PCS\_Lane TBDs – Mark Gustlin**
- **Skew in 400GbE – Mark Gustlin**
- **Alignment Marker Format Updates – Adrian Butter**
- **400GbE AMs revised proposal – Pete Anslow**
  
- **Next Logic ad hoc call:**
  - TBD, after the March meeting