IEEE P802.3bs 400 Gb/s Ethernet Task Force Logic Ad Hoc

June 29, 2015

Mark Gustlin - Xilinx

Meeting Notes

- ➤ The stated charter is: Work on technical proposals related to the 400GbE Architecture
- ➤ Any changes to the meeting minutes from the 6/19/15 call?
- > Reminder of the patent policy: http://www.ieee802.org/3/patent.html
 - Is anyone unfamiliar with it?
- ➤ Attendees names and affiliations will be taken from the Webex participants list. If you attend via phone only, or if your employer and affiliation are different, please send me an e-mail.
- ➤ Logic ad hoc location:

http://www.ieee802.org/3/bs/public/adhoc/logic/index.shtml

Agenda

- > Update and further study on FEC Architecture proposal Xinyuan Wang
- **▶** 400G FEC complexity discussion Tongtong Wang
- ➤ Further Analyses of Reducing Complexity for Data Alignment Zhongfeng Wang
- ➤ Next Logic ad hoc call:
 - TBD