200GbE alignment marker characteristics

Pete Anslow, Ciena

IEEE P802.3bs Task Force, Logic Ad Hoc, October 2016

Introduction

A proposed set of alignment markers for 200GbE was analysed in anslow_3bs_03_0516 and included in the P802.3bs draft.

Comment #98 against D2.0 changed the AMs for lanes 1 to 7 to be the same as lanes 1 to 7 of 400GbE (leaving only lane 0 as before).

Also, an error in the spreadsheet that calculated the hex values for inclusion in Table 119-1 had an error that resulted in UP_2, UM_3, UM_4, UM_5 not being the inverse of UP_1, UM_0, UM_1, UM_2 as they are for the 400GbE markers.



Figure 119–4—Alignment marker format

This contribution proposes to correct the AM for lane 0 and analyses the performance of the resulting set of alignment markers for 200 Gb/s Ethernet.

AM for lane 0

The alignment marker for lane 0 in D2.1 is:

PCS lane number	Encoding[a] $\{CM_0, CM_1, CM_2, UP_0, CM_3, CM_4, CM_5, UP_1, UM_0, UM_1, UM_2, UP_2, UM_3, UM_4, UM_5\}$
0	0x9A, 0x4A, 0x26, 0x05, 0x65, 0xB5, 0xD9, 0xD6, 0xB3, 0xC0, 0x8C, 0x4B, 0x50, 0x79, 0x73

When UP_2, UM_3, UM_4, UM_5 are changed to be the inverse of UP_1, UM_0, UM_1, UM_2 this becomes:

PCS lane number	Encoding[a] $\{CM_0, CM_1, CM_2, UP_0, CM_3, CM_4, CM_5, UP_1, UM_0, UM_1, UM_2, UP_2, UM_3, UM_4, UM_5\}$
0	0x9A, 0x4A, 0x26, 0x05, 0x65, 0xB5, 0xD9, 0xD6, 0xB3, 0xC0, 0x8C, 0x29, 0x4C, 0x3F, 0x73

Baseline wander

Previous NRZ contributions have used a “baseline wander” parameter

This was defined as:

Baseline wander is the instantaneous offset (in %) in the signal generated by AC coupling at the Baud rate / 10,000.

This analysis re-uses this definition unmodified, but it should be noted that for PAM4, the eye height is 1/3 that of NRZ so the effects of a given amount of baseline wander will be greater.

Clock content

The “clock content” parameter is defined here as:

Create a function which is a 1 for a transition and a 0 for no transition and then filter the resulting sequence with a corner frequency of Baud/13281.

This analysis defines a transition as one of three possibilities (as per healey_3bs_01_1115):

- Symmetrical transitions through the signal average
- Transitions through the signal average
- All transitions



Clock content illustration

Symmetrical transitions through the signal average



Transitions through the signal average





All transitions

200 Gb/s Ethernet alignment marker proposal

Table 119–1—200GBASE-R alignment marker encodings

PCS lane number	Encoding[a] $\{CM_0, CM_1, CM_2, UP_0, CM_3, CM_4, CM_5, UP_1, UM_0, UM_1, UM_2, UP_2, UM_3, UM_4, UM_5\}$
0	0x9A,0x4A,0x26,0x05,0x65,0xB5,0xD9,0xD6,0xB3,0xC0,0x8C,0x29,0x4C,0x3F,0x73
1	0x9A,0x4A,0x26,0x04,0x65,0xB5,0xD9,0x67,0x5A,0xDE,0x7E,0x98,0xA5,0x21,0x81
2	0x9A,0x4A,0x26,0x46,0x65,0xB5,0xD9,0xFE,0x3E,0xF3,0x56,0x01,0xC1,0x0C,0xA9
3	0x9A,0x4A,0x26,0x5A,0x65,0xB5,0xD9,0x84,0x86,0x80,0xD0,0x7B,0x79,0x7F,0x2F
4	0x9A,0x4A,0x26,0xE1,0x65,0xB5,0xD9,0x19,0x2A,0x51,0xF2,0xE6,0xD5,0xAE,0x0D
5	0x9A,0x4A,0x26,0xF2,0x65,0xB5,0xD9,0x4E,0x12,0x4F,0xD1,0xB1,0xED,0xB0,0x2E
6	0x9A,0x4A,0x26,0x3D,0x65,0xB5,0xD9,0xEE,0x42,0x9C,0xA1,0x11,0xBD,0x63,0x5E
7	0x9A,0x4A,0x26,0x22,0x65,0xB5,0xD9,0x32,0xD6,0x76,0x5B,0xCD,0x29,0x89,0xA4

[a]Each octet is transmitted LSB to MSB.

Simulations

Using these alignment codes, all possible combinations of PCS lanes for 4:1 bit interleaving for 100 Gb/s lanes were then analysed to find the worst cases for Baseline Wander (BW) and Clock Content (CC) after Gray coding to PAM4 symbols. These searches included lane delays of -40 to +40.

The worst case PCS lane combinations and delays were then used to generate the worst case PDFs for 200 GbE scrambled idle 100 Gb/s lanes.

Scrambled idle construction

The scrambled idle symbol streams generated for this analysis were:

- Idle control characters
- 256B/257B transcoded
- Scrambled
- Distributed 10 bits at a time to two FEC codewords which start with alignment markers followed by 68 bits of PRBS9 one in every 4096 code words
- 300 bits of RS(544,514) FEC parity added
- Interleaved 10 bits at a time to form PCS lanes (option 8a)
- Bit interleaved with worst case PCS lane combinations and delays

The results for baseline wander and clock content are in the following slides.

Baseline wander, 100G lanes, 400G markers



Baseline wander, 100G lanes, 200G markers



Clock, sym trans through ave, 100G lanes, 400G



Clock, sym trans through ave, 100G lanes, 200G



Clock, trans through ave, 100G lanes, 400G



Clock, trans through ave, 100G lanes, 200G



Clock, all transitions, 100G lanes, 400G



Clock, all transitions, 100G lanes, 200G



Conclusion

The baseline wander and clock content for the revised 200G alignment markers don’t show any worse “shoulders” than the corresponding 400G plots do.

It is therefore proposed to use the modified AM for lane 0 and keep the remaining alignment markers for 200 Gb/s Ethernet as per D2.1.

Backup

Worst case lane combinations 200GbE markers

4:1 bit interleaving for 100 Gb/s lanes

	First lane	Second lane	Third lane	Fourth lane	First lane delay	Second lane delay	Third lane delay	Fourth lane delay
wander_max	1	2	3	0	0	0	35	35
wander_min	2	0	1	6	0	32	-23	9
clock25_max	1	4	6	3	0	0	1	0
clock25_min	0	6	2	1	0	1	0	-1
clock50_max	1	0	6	2	0	-2	1	12
clock50_min	0	1	3	2	0	-6	-1	-5
clock75_max	0	6	7	1	0	1	1	-1
clock75_min	0	1	3	6	0	0	-1	-1

Thanks!