## IEEE P802.3bs 400 Gb/s Ethernet Task Force Informal Communication

Source: IEEE P802.3bs 400 Gb/s Ethernet Task Force<sup>1</sup>

To:	Nathan Tracy	Technical Committee Chair, Optical Internetworking Forum ntracy@te.com
CC:	Paul Nikolich David Law Adam Healey Pete Anslow	Chair, IEEE 802 LMSC <u>p.nikolich@ieee.org</u> Chair, IEEE 802.3 Ethernet Working Group <u>dlaw@hp.com</u> Vice-chair, IEEE 802.3 Ethernet Working Group <u>adam.healey@avagotech.com</u> Secretary, IEEE 802.3 Ethernet Working Group <u>panslow@ciena.com</u>
From:	John D'Ambrosia	Chair, IEEE P802.3bs 400 Gb/s Ethernet Task Force John DAmbrosia@dell.com
Subject:	Informal communication to OIF on progress in IEEE P802.3bs 400 Gb/s Ethernet Task Force	
Approval:	Agreed to at IEEE P802.3bs 400 Gb/s Ethernet Task Force meeting, Atlanta, GA, 16 January 2015	

Dear Mr. Tracy and members of OIF,

Thank you for your liaison letter informing us of the progress on OIF CEI-56G projects and providing us the latest copies of the drafts. As you may know, the P802.3bs Task Force is still in the process of choosing solutions for the CDAUI-8, the optional 8-lane attachment unit interfaces for chip-to-chip and chip-to-module applications.

For your information, the baseline proposals adopted so far in the P802.3bs project include the following:

Baseline adopted in San Diego meeting (July 2014):

 Adopt the baseline for the CDMII logical interface as shown in slide 5 of <u>gustlin 3bs 03 0714.pdf</u>

Baselines adopted in Kanata, Canada meeting (September 2014):

 Adopt 16 x 25Gb/s and 8 x 50Gb/s as the basis for the lane rates for any optional C2C and C2M electrical interfaces

<sup>&</sup>lt;sup>1</sup> This document solely represents the views of the IEEE P802.3bs 400 Gb/s Ethernet Task Force, and does not necessarily represent a position of the IEEE, the IEEE Standards Association, IEEE 802 or the IEEE 802.3 Working Group

 Adopt the P802.3bm C2C and C2M specifications with current values (except that the BER requirement is TBD) as a baseline draft for the 16 x 25Gb/s electrical interfaces

Baselines adopted in San Antonio, TX meeting (November, 2014):

 Adopt the proposal in slides 6 to 16 in <u>king 3bs 02a 1114.pdf</u> as the baseline proposal for the P802.3bs objective to "provide physical layer specifications which support link distances of at least 100 m of MMF" (400GBASE-SR16)

Baselines adopted in Atlanta, GA meeting (January 2015):

- Adopt slides 4 and 8 from <u>dambrosia\_02b\_0115.pdf</u> as baseline architecture
- Adopt the EEE baseline proposed in marris 3bs 01 0115.pdf slide 7
- Adopt slide 10 of <u>trowbridge 3bs 01a 0115.pdf</u> as the baseline for the OTN mapping reference point
- Adopt the following equation as the informative insertion loss equation for CDAU-8 chipto-chip electrical I/O interface: IL≤{1.083+2.543 SQROOT(f)+0.761f 0.01≤f≤28.05GHz} dB
- Adopt the following equation as the informative insertion loss equation for CDAUI-8 chipto-module electrical I/O interface: IL≤{1.076(0.075+0.537SQROOT(f)+0.566f) 0.01≤f≤28.05GHz} dB

Action items have been identified to be worked prior to the next meeting with a view toward being able to adopt remaining logic (e.g., PCS, FEC), electrical, and optical interface baselines.

Information from our most recent meeting is available at: <u>http://ieee802.org/3/bs/public/15\_01/index.shtml</u>

Sincerely,

John D'Ambrosia Chair, IEEE P802.3bs 400 Gb/s Ethernet Task Force idambrosia@ieee.org