

1 **Comment**

2 (TDL #162 from D2.1)

3 [Addresses D2.2 comments: 88, 288, 280, 349, 237](#)

4 1. Some updates are required for D2.2 for moving some of the normative requirements
5 in Annex B to the standard body into 33.2.8.5.1 as requested by TDL #162.

6 2. As a result from (1), Annex 33B was updated accordingly and became informative

7
8 **In addition the following updates were made:**

9 3. Completing the missing numbers for long cable case in Table 33-1 due to the changes
10 made to satisfy comment #162 from D2.1.

11 4. Additional updates due to moving from 71W to 71.3W, updating channel model at
12 100m per the changes made in D2.1 (striking the note in 33A.4)

13 5. Some text clarifications.

14 [6. Updating values of ICon-2P_unb in Table 33-18 item item 5 for class 7 and 8.](#)

15 **Suggested Remedy:**

Baseline starts here

16 **Modify the text per the proposed baseline:**

17 **This is not part of the base line**

18 The following is a proposal to move some of the important shall's from Annex B to to 33.2.8.5.1 as required by the TDL above. [The title was updated with "effective" to sync it with all the spec where it used. See lines 25-26.](#)

19 **33.2.8.5.1 PSE PI pair-to-pair [effective](#) resistance and current unbalance**

20 [Type 3 and Type 4 PSEs that operate over 4 pairs are subject to unbalance requirements](#)~~This section describes~~
21 ~~unbalance requirements for Type 3 and Type 4 PSEs that operate over 4 pair~~—The contribution of PSE PI
22 pair-to-pair effective resistance unbalance to the ~~effective~~ system end to end [effective](#) resistance unbalance, is
23 specified by PSE maximum (RPSE_max) and minimum (RPSE_min) common mode effective resistance in the
24 powered pairs of same polarity. [See Figure 33-X1.](#)
25 [Effective resistances of RPSE_min and RPSE_max include the effects of VPort_PSE_diff as specified in Table](#)
26 [33-18 and the PSE PI resistive elements. See definition and measurements in Annex 33B.](#)

27 The PSE PI pair-to-pair effective resistance unbalance determined by RPSE_max and RPSE_min ensures that
28 along with any other parts of the system, i.e. channel (cables and connectors) and the PD, the [pairset with the](#)
29 ~~highest maximum pair~~ current including unbalance does not exceed ICon-2P-unb as defined in Table 33–18
30 during normal operating conditions. ICon-2P-unb is the current in the pairset with the highest current in [the](#)
31 case of maximum unbalance and will be higher than ICon/2. ICon-2P-unb applies for total channel common
32 mode pair resistance from 0.2 Ω to R_{Ch}. [R_{Ch} is specified in 33.1.3.](#)

33 RPSE_max and RPSE_min are specified and measured under maximum PClass [_PD load sourcing](#) conditions
34 [measured at the PD PI](#) and [over the V_{Port_PSE-2P} operating range.](#)

35
36 The values of RPSE_max [as a function of RPSE_min](#) account for channel pair to pair unbalance and PD PI pair
37 to pair unbalance at worst case unbalance conditions.

38 [RPSE_min and RPSE_max for positive pairs are not necessarily the same values as for negative rail.](#)

41 PSEs that comply with Equation 33-15 intrinsically meet unbalance requirements.

42 -Updates constants in Equation 33-15 as follows:

43 -Change in Equation 33-15 from “ R_{PSE_max} =” to “ $0 < R_{PSE_max} \leq \dots$ ”

44

45

46
$$0 < R_{PSE_max} \leq \begin{cases} 2.182 \times R_{PSE_min} - 0.040 & \text{for Class 5} \\ 1.999 \times R_{PSE_min} - 0.040 & \text{for Class 6} \\ 1.904 \times R_{PSE_min} - 0.030 & \text{for Class 7} \\ 1.832 \times R_{PSE_min} - 0.030 & \text{for Class 8} \end{cases} \quad 33-15$$

47 where

48 R_{PSE_max} is, given R_{PSE_min} , the highest allowable common mode effective resistance in the
49 powered pairs of the same polarity.

50 R_{PSE_min} is the lower PSE common mode effective resistance in the powered pairs of the same
51 polarity.

52

53 Common mode effective resistance is the resistance of the two wires and their components in a pair of the
54 same polarity connected in parallel.


55

56 [Figure 33-X1 illustrates the relationship between \$R_{PSE_max}\$ and \$R_{PSE_min}\$ effective resistances at the PSE PI](#)
57 [as specified by Equation 33-15 and the rest of the end to end pair to pair effective resistance components.](#)

58 [A PSE shall not source more than \$I_{Con-2P_unb_min}\$ on any pair when connected to a load as shown in Figure](#)
59 [33-X1, using values of \$R_{load_min}\$ and \$R_{load_max}\$ as specified in Table 33-X1.](#)

60 **Figure 33-X1B-1—PSE PI unbalance specification and E2EP2PRunb**

61



62

63

64 [The sum of \$R_{chunb_min}\$ and \$R_{chunb_max}\$ is \$R_{chan-2P}\$ as described in Figure 33-X1 and as defined by the](#)
65 [Pair-to-pair channel resistance unbalance requirement for 4-pair operation in 33A.4.](#)

66 **R_{PSE_max} , R_{PSE_min} and I_{Con-2P_unb} shall be measured according to the tests described in the normative**
67 **Annex 33B.**

68

69

70

71

72 The following method may be used R_{PSE_min} if the internal PSE circuits are not accessible or if the PSE is
 73 using active or passive current balancing circuitry that results in a variable effective resistance to control
 74 current unbalance. The current unbalance requirement shall be met for any pairs of the same polarity and with
 75 the load resistances per Table 33B-1. A PSE which uses current balancing methods which effectively using
 76 lower R_{PSE_max} than required by Equation 33-15 and meets $I_{con_2P_unb}$ requirements, by definition also
 77 meets Equation (33-15).

78

79 Figure 33B-4 shows a verification test circuit for the current unbalance requirements measurement.

80 Other methods for measuring R_{PSE_min} and R_{PSE_max} are described in Annex B.


81

82 $I_{con_2P_unb_max}$ and Equation 33-15 are specified for total channel common mode pair resistance $R_{chan-2P}$
 83 from 0.2Ω to 12.5Ω and worst case unbalance contribution by a PD as specified by 33A.5. ~~When the PSEs~~
 84 ~~optionally supporting is tested for~~ channel common mode resistance less than 0.2Ω (or if R_{Chan} is less than
 85 0.1Ω . See Figure 33A-X1, Figure 33-X1 and Figure 33-X2), i.e. $0\Omega < R_{chan-2P} < 0.2\Omega$, the PSE should meet
 86 $I_{con_2P_unb}$ requirements shall be tested with when connected to ($R_{load_min} - 0.5x R_{chan-2P}$) and ($R_{load_max} -$
 87 $0.5x R_{chan-2P}$) ~~to meet $I_{con_2P_unb}$ requirements and.~~ The above can be met by using lower R_{PSE_max} and/or
 88 higher R_{PSE_min} than required by Equation (33-15).

89 Lower R_{PSE_max} than required by Equation (33-15) is obtained by using smaller constants α and/or higher
 90 R_{PSE_min} ~~larger constant β~~ in the equation $R_{PSE_max} = \alpha \times R_{PSE_min} + \beta$ (See Equation 33-15).

91 **Move Figure 33B-4 to this location with the following marked updates.**

92



93

94 **Figure 33-X2B-4 — Current unbalance ~~test-verification~~ circuit**

95

96 The current unbalance ~~test-verification~~ circuit is shown in Figure 33-X2. The evaluation method is described
 97 below:

98 1) Use R_{load_min} and R_{load_max} from Table 33-X1B-1 for R_{load} at low channel resistance conditions.

99 2) With the PSE powered on, adjust the load to P_{class_PD} .

100 3) Measure I_1 , I_2 , I_3 and I_4 .

101 4) Swap R_{load_max} , R_{load_min} , repeat steps 1-2 and 2-3.

102 ~~5) Repeat for I_3 , I_4 .~~

103 ~~6) Verify that the current in any pair each case~~ does not exceed I_{con-2P_unb} minimum in Table 33-18.

104 ~~7) Repeat steps 1-5-6~~ for R_{load_min} and R_{load_max} from Table 33-X1B-1 for R_{load} at high channel
 105 resistance conditions.

106

107 **-Add to Yair TDL to specify value tolerance and final significant digits of the**
 108 **resistance values since Table 33-X1 values are actual resistors in the test model**
 109 **and the objective is to set Icon-2P_unb accuracy to +/-5mA/TBD with the final**
 110 **significant bits.**
 111

112 Table 33B-~~4~~X1—Rload_max and Rload_min requirements

PSE Class	Rchunb CH _min, [Ω]	Rchunb CH _max, [Ω]	RPair_PD_min, [Ω]	RPair_PD_max, [Ω]	Rload_min, [Ω]	Rload_max, [Ω]	Additional Information
5	0.087	0.1 0.101	0.641 0.636	1.524 1.528	0.728 0.723	1.624 1.628	Rload is at low channel resistance conditions. All resistances within ±1% range.
6			0.541 0.536	1.187 1.189	0.628 0.623	1.288 1.289	
7			0.486 0.503	1.020 0.99	0.573 0.59	1.121 1.09	
8			0.441 0.457	0.896 0.875	0.529 0.544	0.996 0.975	
5	5.405	6.250	0.708	1.031	6.113 5.92	7.281 7.19	Rload is at high channel resistance conditions. All resistances within ±1% range.
6			0.567	0.826	5.972 5.78	7.076 7	
7			0.494	0.720	5.898 5.71	6.970 6.87	
8			0.432	0.630	5.837 5.65	6.882 6.79	

113

114 Table 33-X1 specify the values of Rload_min and Rload_max components according to Equations
 115 33-15B and Equation 33-15C. The values of RPair_PD_min and RPair_PD_max are given to allow
 116 calculations and measurement of PClass_PD at the PD PI.
 117

118 $Rload_min = RPair_PD_min + Rchunb_min$ (33-15B)

119 $Rload_max = RPair_PD_max + Rchunb_mx$ (33-15C)

120 **Where**

121 Rload_min is the minimum common mode effective load resistance in the powered pairs of the same
 122 polarity. Rload_min is composed from the minimal common mode channel resistance Rchunb_min
 123 and the minimum common mode effective PD PI resistance Rpair_PD_min.

124
 125 Rload_max is the maximum common mode effective load resistance in the powered pairs of the
 126 same polarity. Rload_max is composed from the maximum common mode channel resistance
 127 Rchunb_max and the maximum common mode effective PD PI resistance Rpair_PD_max

128
 129 Rpair_PD_min is the minimum common mode effective PD PI resistance that accounts for the
 130 effective resistance of resistive elements combined with PD pair to pair voltage difference and the
 131 effect of system end to end pair to pair resistance unbalance. See 33A-5.

132
 133 Rpair_PD_max is the maximum common mode effective PD PI resistance that accounts for the
 134 effective resistance of resistive elements combined with PD pair to pair voltage difference and the
 135 effect of system end to end pair to pair resistance unbalance. See 33A-5.

136
 137 Rchunb_min is the minimum common mode channel resistance in the powered pairs of the same
 138 polarity from PSE PI to PD PI per the model described in Figure 33B-4. See 33A-4.

139
 140 Rchunb_max is the maximum common mode channel resistance in the powered pairs of the same
 141 polarity from PSE PI per the model described in Figure 33B-4. See 33A-4.
 142
 143

144 **33A.3 Intra pair resistance unbalance**

145 **Make the following changes:**

146 Operation for all PSE and PD Types requires that the resistance unbalance be 3% or less. Resistance
 147 unbalance is a measure of the difference between the two conductors of a twisted pair in the 100 Ω balanced
 148 cabling system. Resistance unbalance is defined as in Equation (33A–1):

149
$$\left\{ \frac{(R_{\max} - R_{\min})}{(R_{\max} + R_{\min})} \times 100 \right\} \% \quad (33A-1)$$

150 where

151 R_{\max} is the resistance of the pair conductor with the highest resistance
 152 R_{\min} is the resistance of the pair conductor with the lowest resistance. ~~Common mode resistance is~~
 153 ~~the resistance of the two wires in a pair (including connectors), connected in parallel.~~
 154

155 **33A.4 Pair-to-pair channel resistance unbalance requirement for 4-pair operation**

156 **Make the following changes:**


157 Operation using 4-pair requires the specification of resistance unbalance between each two pairs of the
 158 channel, not greater than 100 milliohm or resistance unbalance of 7% whichever is a greater unbalance.
 159 Resistance unbalance between the channel pairs is a measure of the difference of resistance of the common
 160 mode pairs of conductors used for power delivery. Channel pair-to-pair resistance unbalance is defined by
 161 Equation (33A–2).

162 The resistance of the common mode pairs of conductors and connectors ~~R_{CH_min}~~ R_{chunb_min} and
 163 ~~R_{CH_max}~~ R_{chunb_max} are described by Figure 33A-XX.
 164

Not part of the baseline

Figure 33A-XX was added to differentiate between R_{ch} term used from PSE PI to PD PI and back and the channel resistance of pair of wires and their connectors from PSE PI to PD PI (one way) when they are unbalanced are used in this Annex and all related P2Punb clauses.

165 **Add Figure 33A-X1**



167 **Figure 33A-X1 – Common mode Pair-to-pair channel resistance unbalance**

168
 169 **Replace R_{ch_max} and R_{ch_min} with R_{chunb_min} and R_{chunb_max} as follows.**

170
$$\left\{ \frac{(R_{chunb_max} - R_{chunb_min})}{(R_{chunb_max} + R_{chunb_min})} \times 100 \right\} \% \quad (33A-2)$$

171 Channel pair-to-pair resistance difference is defined by Equation (33A–3):

172
$$\{R_{chunb_max} - R_{chunb_min}\} \quad (33A-3)$$

173 where

174 ~~R_{ch_max}~~ R_{chunb_max} is the sum of channel pair ~~elements~~ components with highest common
 175 mode resistance from PSE PI to PD PI.

176
 177 ~~R_{ch_min}~~ R_{chunb_min} is the sum of channel pair components ~~elements~~ with lowest common
 178 mode resistance from PSE PI to PD PI. ~~Common mode resistance is the~~
 179 ~~resistance of the two wires in a pair (including connectors), connected in~~
 180 ~~parallel.~~

181 Common mode resistance is the resistance of the two wires in a pair (including connectors), connected in
 182 parallel.

183 Annex 33B

This is not part of the baseline

The important shalls moved from Annex B to PSE PI unbalance section in 33.2.8.5.1 and Annex 33B was updated accordingly.

184 (~~normative~~informative) *Insert Annex 33B after Annex 33A as follows:*

185 PSE PI pair-to-pair resistance/current unbalance

186 33B.1 Introduction

187 End to end pair-to-pair resistance/current unbalance (E2EP2PUnb) refers to current differences in powered
188 pairs of the same polarity. Current unbalance can occur in positive and negative powered pairs when a PSE
189 uses all four pairs to deliver power to a PD.

190 Current unbalance requirements (RPSE_min, RPSE_max and Icon-2P_unb) of a PSE ~~shall be~~is met with
191 Rload_max and Rload_min as specified ~~by~~in Table 33B-1.

192 A compliant unbalanced load, Rload_min and Rload_max consists of the channel (cables and connectors), and
193 PD effective resistances, including the effects (*or influence*) of PSE PI effective resistance as a function of
194 the system end-to-end unbalance.

195

This is not part of the baseline

The following part was moved to 33.2.8.5.1

196

197 ~~Icon_2P_unb_max and Equation 33-15 are specified for total channel common mode pair resistance $R_{ch,2P}$
198 from 0.2Ω to 12.5Ω and worst case unbalance contribution by a PD as specified by 33A.5. When the PSE is
199 tested for channel common mode resistance less than 0.2Ω , i.e. $0\Omega < R_{chan,2P} < 0.2\Omega$, the PSE shall be
200 tested with $(R_{load_min} - 0.5 \times R_{chan,2P})$ and $(R_{load_max} - 0.5 \times R_{chan,2P})$ to meet Icon_2P_unb requirements and
201 using lower R_{pse_max} than required by Equation (33-15).
202 Lower R_{pse_max} than required by Equation (33-15) is obtained by using smaller constants α and larger
203 constant β in the equation $R_{pse_max} = \alpha \times R_{pse_min} + \beta$.~~

204 Equation (33-15) is described in 33.2.8.5.1, specified for the PSE, assures that E2EP2PUnb will be met in
205 the presence of all compliant, unbalanced loads (Rload_min and Rload_max) attached to the PSE PI.

206 Figure 33-~~X1B-1~~ illustrates the relationship between effective resistances at the PSE PI as specified by
207 Equation (33-15) and Rload_min and Rload_max as specified in Table 33B-1.

208 There are ~~three~~two alternate verification test methods for RPSE_max and RPSE_min and determining
209 conformance to Equation (33-15) and to Icon-2P_unb.

210

211 Measurement methods to determine RPSE_max and RPSE_min and Icon-2P_unb are defined in 33B.1,and
212 33B.2,and ~~33B.3.~~

213

214 **Delete Figure 33B-1. It was updated and moved to 33.2.8.5.1**

215 **Delete Table 33B-1. It was updated and moved to 33.2.8.5.1**

216

217 ~~Figure 33B-1—PSE PI unbalance specification and E2EP2P Runb~~

218

219 ~~Table 33B-1—Rload_max and Rload_min requirements~~

PSE Class	RCH_min, [Ω]	RCH_max, [Ω]	RPair_PD_min, [Ω]	RPair_PD_max, [Ω]	Rload_min, [Ω]	Rload_max, [Ω]	Additional Information
5	0.087	0.1	0.636	1.528	0.723	1.628	Rload is at low channel resistance conditions
6	0.087	0.1	0.536	1.189	0.623	1.289	
7	0.087	0.1	0.503	0.99	0.59	1.09	
8	0.087	0.1	0.457	0.875	0.544	0.975	
5					5.92	7.19	Rload is at high channel resistance conditions
6					5.78	7	
7					5.71	6.87	
8					5.65	6.79	


220

221

222 **33B.2 Direct RPSE measurement**

223 If there is access to internal circuits, effective resistance may be determined by sourcing current in each path
 224 corresponding to maximum Pclass operation, and measuring the voltage across all components that contribute
 225 to the effective resistance, including circuit board traces and all components passing current to the PSE PI
 226 output connection. The effective resistance is the measured voltage Veff, divided by the current through the
 227 path e.g. the effective value of RPSE_min for i1 is RPSE_min = Veff1/i1 as shown in Figure 33B-2.

228 **Update Figure 33B-2 as follows:**



229


230

Figure 33B-2—Direct measurements of effective RPSE_max and RPSE_min

231 **33B.3 Effective resistance Rpse measurement**

Add to TDL: Ken to verify that the following verificationmodel works in simulations

235
236 Figure 33B-3 shows a possible **testverification** circuit for effective resistance measurements on a PSE port for
237 evaluating conformance to Equation (33–15) if the internal circuits are not accessible. In Figure 33B-3, the
238 positive pairs of the same polarity are shown as an example. The same concept applies to the negative pairs.



239
240 Figure 33B-3 – Effective resistance **testverification** circuit

241 The Effective Resistance **verificationTest** Procedure is described below:

- 242
- 243 1) With the PSE powered on, set the following current values
- 244 a. $10\text{ mA} < I_2 < 50\text{ mA}$
- 245 b. $I_1 = 0.5 \times (P_{\text{max}}/V_{\text{port}}) - I_2$
- 246 2) Measure V_{diff} .
- 247 3) Reduce I_1 by 20% ($=I_1'$). Ensure I_2 remains unchanged.
- 248 4) Measure V_{diff}' in the same manner as V_{diff} .
- 249 5) Calculate R_{eff1} : $R_{\text{eff1}} = [(V_{\text{diff}}) - (V_{\text{diff}}')] / (I_1 - I_1')$
- 250 7) Repeat procedure for R_{eff2} , with I_1, I_2 values swapped.
- 251 8) Repeat procedure for $R_{\text{eff3}}, R_{\text{eff4}}$.
- 252 9) Evaluate compliance of R_{eff1} and R_{eff2} with Equation (33–15). Evaluate compliance of R_{eff3} and
- 253 R_{eff4} with Equation (33–15).

254 The effective resistance **verification test** method applies to the general case. If pair-to-pair balance is actively
255 controlled in a manner that changes effective resistance to achieve balance, then the current unbalance
256 measurement method described in [33.2.8.5.1](#) ~~33B.4 shall be is~~ used.

257

33B.4 was moved to 33.2.8.5.1 per the TDL

259
260 **Update Table 33-18 item 5, Icon-2P_unb page 118 lines 50 and 51:**

- 261 Class 7: Change from 777mA to 781mA
- 262 Class 8: Change from 925mA to 932mA

263
264
265


END OF BASELINE

266
267


268 **Annex A: 4-pairs spice simulation model parameters used to specify**
 269 **IEEE802.3bt D2.2 requirements.**

270 The following values of the 4-pair model were used to set the specification requirements of the PSE PI and the PD PI
 271 unbalance requirements as a function of the total system end to end pair to pair effective resistance/current unbalance.

#	Parameter	Units	Class 5-6		Class 7-8		Notes	
			Min	Max	Min	Max		
1	Vpse	Vdc	50.31	----	52.31	----	PSE voltage source, no load voltage	
2	Ppd	W	40, 51	----		----	PD input power measured at the PD PI	
3	Ppd extended power	W	59.7	----	89.4	----	PD input power measured at the PD PI	
4	Lcable	m	2.65	100	2.65	100	Cable and cordage length.	
5	Diode AREA2	-	10		10		Diode simulation parameter. Set the PD Vdiff compare to the diode in the pair with minimum resistance that is set to AREA=1. As a result, PD Vdiff is set to $V_{diff}=(n*K*T/q)*LN(I_{s2}/I_{s1})$ while $I_{s2}=I_{s1}$ (same diodes only AREA parameter is changed). As a result, AREA2/AREA1 sets PD Vdiff. For AREA2=10 we will get PD Vdiff =60mV measured at $I_F=10mA$ (PD Vdiff is the pair to pair PD voltage difference caused by the forward voltage difference between two diodes on pairs of the same polarity. PD Vdiff is determined at low current (few mA range). When current increase the effect of PD Vdiff on the PD contribution to its PI unbalance and to the total system unbalance is reduced. The use of diodes with higher Vdiff, will increase the PD unbalance at high currents. Therefore a limit of 60mV for PD Vdiff was set at 10mA.	
	Diode AREA1	-	1	----	1		Diode simulation parameter set to AREA 1. This diode is located at the pair with maximum resistance.	
	Cordage Resistivity	Ω/m	0.0926	----	0.0926	----	Used for short channel length with $L_{cable}=2.65m$ simulations	
	Cable resistivity	Ω/m	0.074	----	0.074	----	Used for short channel length with $L_{cable}=2.65m$ simulations	
	Nuber of connectors	-	0	----	0	----	Used for short channel length with $L_{cable}=2.65m$ simulations	
	Cordage Resistivity	Ω/m	0.123	Ω	0.123	----	Used for long channel length with $L_{cable}=100m$ simulations	
	Cable resistivity	Ω/m	0.123	Ω	0.123	----	Used for long channel length with $L_{cable}=100m$ simulations	
	Nuber of connectors	-	4	----	4	----	Used for long channel length with $L_{cable}=100m$ simulations	
	Minimum Channel Resistance wire 1	Ω	$=\alpha*\beta*L_{cable}*(0.1*cordage_resistivity+0.9*cable_e_resistivity)+N*R_{conn_min}$					1 st wire of the pair with minimum resistance $\alpha=(1-pair_Runb)/(1+pair_Runb)=0.96$. $pair_Runb=0.02$. $\beta=(1-pair2p_Runb)/(1+pair2p_Runb)=0.9$. $pair2p_Runb=0.05$ for IEEE802.3bt D2.1 and was changed to $\beta=(1-pair2p_Runb)/(1+pair2p_Runb)=0.8867$. $pair2p_Runb=0.06$ to ensure total channel pair to pair resistance unbalance of 7% per Annex 33A.4. Wire length is measured from PSE PI to PD PI (not round loop). Each pair of the same polarity has two wires (wire 1 and wire 2) are connected in parallel and form common mode resistance of that pair. In the positive pairs, we have two pairs with the same voltage polarity, the 1 st pair is set to minimum resistance and the 2 nd pair is set to maximum resistance. The same applies to the negative pairs.
	Minimum Channel Resistance wire 2	Ω	$=\beta*L_{cable}*(0.1*cordage_resistivity+0.9*cable_resistivity)+N*R_{conn_min}$					
	Maximum Channel Resistance wire 1 and wire 2		$L_{cable}*(0.1*cordage_resistivity+0.9*cable_resistivity)$					
	PSE Vdiff	mV	10	----	10	----		
	Rt	Ω	0.12	0.13	0.12	0.13	Transformer winding resistance	
	Rconn	Ω	0.03	0.05	0.03	0.05	Connector resistance	
	Rdson	Ω	0.07	0.1	0.07	0.1		
	Rsense	Ω	0.0225	0.25	0.0225	0.25		




272



273

274



275

276 Simulation results on the positive pairs Done for IEEE802.3bt D2.2 for reference.

277

Cable Length (m)	2.65m	100m	Spec in D2.2	Notes
Cable max wire resistance (Ω)	0.2	12.5		
Number of connectors	0	4		
PSE Vdiff (mV)	10	10		
PD Vdiff (mV)	60	60		
Pair with maximum current (mA) on (I(R41))	I _{max} ,	I _{max} ,	I _{max} =I _{cont_2P_u} nb	Positive pairs
Class 5	547.07	483.86	550(*)	Maximum current is at short cable length.
Class 6	678.65	638.83	682(*)	Maximum current is at short cable length.
Class 7	780.85	764.43	781(**)	Maximum current is at short cable length. Different from D2.1 results (maximum current was at long cable) due to different model parameters values that was updated at D2.1 meeting.
Class 8	911.62	911.61(*)	931(***)	Maximum current is at long cable length.

278

(*) Spec was not changed in D2.2 for class 5 and 6 in order to finish first the significant digits issues.

279

(**) (Spec was changed in D2.2 for class 7 to update per the updated sim results.

280

(**) Spec was changed in D2.2 for class 8 to allow PD margin for Extended Class 8 use case. D2.1 spec was 925mA.

281

282 **Annex B – Calculating RPSE_min from Equation 33-15**

283

284 RPSE_max is a function of RPSE_min according to Equation 33-15 structure $RPSE_{max} = \alpha \cdot RPSE_{min} + \beta$.

285 In addition we need to ensure that $RPSE_{max} > RPSE_{min}$ and $R_{pse_max} > 0$.

286 $R_{PSE_max} \leq \alpha \cdot RPSE_min + \beta$ Equation 33-15 in IEEE802.3bt D2.2

287 Change Equation 33-15 in D2.3 to:

288 $0 < R_{PSE_max} \leq \alpha \cdot RPSE_min + \beta$

289