1 Proposed baseline for D3.0:

2

3 **79.3.2.5 PD requested power value**

4

5 The PD requested power value field shall contain the PD's requested power value defined in Table 79–5, for Type 1, Type
6 2, and single-signature Type 3 and Type 4 PDs. The fields for PD requested power value shall be set to 0 for Type 3 and
7 Type 4 dual-signature PD operated over mode A and mode B.~~to the sum of PD requested power value Mode A and PD~~
8 ~~requested power value Mode B in Table 79 6a, for Type 3 and Type 4 dual-signature PDs.~~
9 For Type 3 and Type 4 dual-signature PD operated over 2-pairs, the fields for PD requested power value shall be set to the
10 value of PD requested power value Mode (X) where X is the active mode (A or B).
11

Table 79–5—PD requested power value field

Bit	Function	Value/meaning
15:0	PD requested power value	~~Power = 0.1 × (decimal value of bits) Watts.~~ Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through ~~255~~999.

12

13 PD requested power value" is the maximum input average power (see 33.3.8.2 and 145.3.8.2) the PD is requesting. "PD
14 requested power value" is the power value at the PD PI.

15 **79.3.2.6 PSE allocated power value**
16 The PSE allocated power value field shall contain the PSE allocated power value defined in Table 79-6 for PSEs connected
17 to single-signature PDs and Type 1 and Type 2 PDs.
18 The field for PSE allocated power value shall be set to 0 for Type 3 and Type 4 dual-signature PD operated over mode A
19 and mode B.
20 The fields for PSE allocated power value shall be set to the value of the active Alternative A or active Alternative B when
21 the PSE is connected to dual-signature PD over 2-pairs.
22 ~~The sum of the PSE allocated power value Alternative A field and the PSE allocated power value Alternative B field, as~~
23 ~~defined in Table 79 6a, shall be provided in the PSE allocated power value field for Type 3 and Type 4 PSEs connected to a~~
24 ~~dual-signature PD. The sum of the PSE allocated power value Alternative A field and the PSE allocated power value~~
25 ~~Alternative B field may be provided in the PSE allocated power value field for Type 1 and Type 2 PSEs when connected to~~
26 ~~a dual-signature PD.~~
27

Table 79–6—PSE allocated power value field

Bit	Function	Value/meaning
15:0	PSE allocated power value	~~Power = 0.1 × (decimal value of bits) Watts.~~ Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through ~~255~~999.

28
29

30 "PSE allocated power value" is the maximum input average power (see 33.3.8.2 and 145.3.8.2) the PSE expects the PD to
31 draw. "PSE allocated power value" is the power at the PD PI. The PSE uses this value to compute PClass defined in 33.2.7
32 and 145.2.7.
33

1   **79.3.2.6a Dual-signature PD requested power value Mode A and Mode B**

2

3   The "Dual-signature PD requested power value Mode A and Mode B" fields shall contain the PD requested power value defined
4   in Table 79–6a for mode A and for mode B of a dual-signature PD.

5

6   If mode (X) is non-active while the other mode is active, the inactive PD requested power value Mode (X) field value shall be set
7   to 0.

8

9   Single-signature PDs shall set the PD requested power value Mode A and Mode B fields to 0.

10

Table 79–6a—Dual-signature PD requested power value field for Mode A and Mode B

Bit	Function	Value/meaning
15:0	Dual-signature PD requested power value Mode A	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.
15:0	Dual-signature PD requested power value Mode B	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.

11

12

13   "Dual-signature PD requested power value Mode A" and "Dual-signature PD requested power value Mode B" are the
14   maximum input average power levels (see 145.3.8.2) the PD is requesting for the respective Mode.

15   **79.3.2.6b PSE allocated power value Alternative A and Alternative B**

16   The PSE allocated power value Alternative A field and the PSE allocated power value Alternative B field shall contain the
17   values in Table 79–6b for Type 3 and Type 4 PSEs operating over both pairsets when connected to a dual-signature PD.

Table 79–6b—PSE allocated power value Alternative A and Alternative B field

Bit	Function	Value/meaning
15:0	PSE allocated power value Alternative A	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.
15:0	PSE allocated power value Alternative B	Power expressed in units of 0.1 W. Valid values for these bits are decimal 1 through 499.

18

19   "PSE allocated power value Alternative A" and "PSE allocated power value Alternative B" are the maximum input average
20   power levels (see 145.3.8.2) the PSE expects the dual-signature PD to draw on the respective Alternatives. "PSE allocated
21   power value Alternative A" and "PSE allocated power value Alter-native B" are the power levels at the dual-signature PD PI.
22   The PSE uses this value to compute $P_{Class-2P}$ defined in 145.2.7. A PSE providing power to a dual-signature PD over 2-pairs,
23   shall set 0 in the PSE allocated power value alternative A field and PSE allocated power value alternative B field.

24   A PSE providing power to a Type 1, Type 2, or single-signature Type 3 or Type 4 PD, places 0 in the "PSE allocated power
25   value Alternative A" and "PSE allocated power value Alternative B" fields defined in Table 79–6b.

26

1 **79.3.2.6e PSE maximum available power**

2 The PSE maximum available power field shall contain the highest power the PSE can grant as defined in Table 79–6e to the
3 port when supporting single-signature PD or dual-signature PD PD. The PSE shall set the value of this field taking available
4 power budget and hardware capabilities into account.

5
6 pd_dll_ready_mode(X)
7   An implementation-specific control variable that indicates that the PD has initialized Data Link Layer classification.
8   for Mode(X). This variable maps into the aLldpXdot3LocReady aLldpXdot3LocReadyA and
9   aLldpXdot3LocReadyB attribute (30.12.2.1.20 30.12.2.1.18a and 30.12.2.1.18b).
10   Values:
11   FALSE: Data Link Layer classification has not completed initialization.
12   TRUE: Data Link Layer classification has completed initialization.
13
14 *Change "!pd_dll_ready_mode(X)" to !pd_dll_ready in Figure 145-34*
15

(!pd_dll_enable_mode(X) + !pd_dll_ready mode(X))

IDLE

PDRequestedPowerValue_mode(X) ⇐ 0
PSEAllocatedPowerValueEcho_mode(X) ⇐ 0
PDMaxPowerValue_mode(X) ⇐ 0
TempVar_mode(X) ⇐ 0

pd_dll_ready mode(X)

INITIALIZE

PDRequestedPowerValue_mode(X) ⇐ PD_INITIAL_VALUE_mode(X)
PSEAllocatedPowerValueEcho_mode(X) ⇐ PD_INITIAL_VALUE_mode(X)
PDMaxPowerValue_mode(X) ⇐ PD_INITIAL_VALUE_mode(X)
TempVar_mode(X) ⇐ PD_INITIAL_VALUE_mode(X)

+
e_mode(X) ≠

eEcho_mode(X) =
X)) *
(X) ≤
_mode(X)) *

UCT

RUNNING

16 X))
17

1 **145.5.3.4 Single-signature PD power control state diagrams**

2 *Add the following text:*

3 This subclause contains the variables and state diagrams the the single-signature PD uses when connected to
4 Type 3 or Type 4 PSE or when connected to a PSE that is providing power over 2 pairs.

5 **145.5.3.6 PSE power control state diagrams (dual-signature)**

6 *Add the following text:*

7 This subclause contains the variables and state diagrams the PSE uses when connected to a dual-signature PD,
8 when it is providing power over 4 pairs.

9 **145.5.3.7 Dual-signature PD power control state diagrams**

10 *Add the following text:*

11 This subclause contains the variables and state diagrams the Dual Signature PD uses when connected to a PSE
12 that is providing power over 4 pairs.

13 When a dual-signature PD transition from 4-pair operation to 2-pairs operation, the PD requested power value
14 field shall contain the last value of the active PD requested power value mode X filed.
15

16