

IEEE802.3bt
LLDP adhoc

Meeting #10: Tuesday September 4, 2017

Yair Darshan
IEEE802.3bt LLDP adhoc chair
Microsemi
ydarshan@microsemi.com

Meeting # 10 Attendees.

Name	Employed by:	Affiliated with:	Present
Bruce Nordman	IBL	LBNL	
Chad Jones	Cisco	Cisco	Y
Chris Bullock	Cisco	Cisco	
David Tremblay	HPE	HPE	
Geoff Thompson	Unemployed	Unaffiliated	
Heath Stewart	ADI/LT	ADI/LT	
John Skinner	Sifos	Sifos	
Yair Darshan	Microsemi	Microsemi	Y
David Law	HPE	HPE	
Murat Karaorman	ADI/LT	ADI	
David Stover	ADI/LT	ADI	
Lennart Yseboodt	Philips	Philips	
Arkadiy Peker	Microsemi	Microsemi	
David Abramson	TI	TI	
Andrea Agnes	ST	ST	
Joris Lemahieu	ON Semiconductor	ON Semiconductor	
Dylan Walker	Cisco	Cisco	
Mathias Wendt	Philips	Philips	
Fred Dawson	Cherouzs	Cherouzs	



Proposed Agenda

- Chad has volunteered to take notes of this meeting.

#	Time	Subject	Owner
1	18:00 – 18:05	<ul style="list-style-type: none">•Introduction•Patent policy•approving meeting minutes from last meeting•Approving proposed Agenda for this meeting	Yair
2	18:05 – 18:10	Points of agreements from last meetings	Yair
3	18:10 – 18:15	Reviewing A.I. from last meeting.	Yair
4	18:15 – 18:40	Reviewing proposed baseline	Lennart/Group
5	18:40 – 18:50	Update concept table per discussion on baseline	Yair/Group
6	18:50 – 19:00	Summarizing of A.I. and points of agreements	Yair



Introduction and other businesses 09:00 – 09:05

- **The purpose** of this ad-hoc is to resolve LLDP state machine related comments from D2.4 and related issues for PSE and PDs prior sponsor ballot for D3.0.
- **Patent Policy**
 - Please read the Patent Policy slides at <http://www.ieee802.org/3/patent.html> prior the meeting.
 - Approving meeting minutes from last meeting
- **Meetings process.**
 - During the meeting: Questions only after presenter done with his presentation.
 - Follow the agenda as much as possible. Other issues can be tabled to be discuss later at the meeting, over the reflector, or at the next meeting agenda.
 - Discussions over the reflector prior the meeting is valuable and saves time during the meeting to reach consensus.
 - **If you want to present material, please ask from the LLDP chair to allocate time in the meeting agenda 2 working days prior the meeting.**
 - After the meeting, please send your affiliation and attendance confirmation by email.
- **approving meeting minutes from last meeting**
- **Approving proposed Agenda for this meeting**



Points of agreements from last meetings

- Meeting #2: Group agrees that the tables reflect the current spec in D2.5.
- Meeting #3: Group agrees to the concept changes in the Table [marked with BLUE text](#).
- Meeting #3: Group agrees to the proposed changes to PD DLL state machine Figure 145-43. [See Annex B for details](#) (Change `pd_dll_ready_mode(X)` to `pd_dll_ready` to resolve comment #297).
- Meeting #3: Group agrees to the proposed response to comment #297 D2.4. [See Annex B for details](#).
- Meeting #3: Group agrees to use total available power in the field “PSE maximum available power” in 79.3.2.6e instead of $Y=A+B$ in the PSE for both single signature and dual signature. It will not be part of the state machine but it is available to the user as the rest of the new TLVs. [See Annex B for details](#).
- Meeting #3: In the transition from 4-pair to 2-pair the minimum value that goes to Y is the last allocated value of A or B which ever stays active. (to be added to the description text of state machine and not to the state machine). [See concept table](#).
- Meeting #4: Group agrees with the concept Table.
- Meeting #4: To add text to 145.5.4.X to explain how the PSE and PD get into **sync** when they transition from 2P to 4P and back.
- Meeting #5: Group agrees to continue with the current concept of separate state machines for single and dual PDs and delete the “mode” Table from the baseline.
- Meeting #5: We will need to file an MR to change the DLL state diagram in Clause 33, to restrict the value `PSEAllocatedPowerValue` to the range of 1 through 255. Both changes together do not result in a change in legacy requirements.
- Meeting #5: Response to comment #130 D2.4: To move PD 4PID bits to the legacy TLVs (Table 74-4). To change the text from “Type 1 and Type 2 devices shall not support the Type 3 and Type 4 extension” to “Type 3 and Type 4 extension are out of scope for Type 1 and Type 2 devices” or equivalent wording.



Points of agreements from last meetings

- Meeting #7:
- To change pd_dll_enable_mode(X) to pd_dll_enable and pse_dll_enable_alt(X) to pse_dll_enable.
- To keep pse_dll_ready_alt(X) and pd_dll_ready_mode(X) separate.
 - This opens comment [#297](#) again and PD will have to wait until pd_dll_ is ready on both modes to get the required power of the unpowered mode.
- State machines must work in pairs i.e. PSE single-signature DLL must work with PD single-signature DLL SM. The same for dual.
- PD DLL dual-signature can't work with legacy PSE "SINGLE-SIGNATURE" DLL state machine.
- Line 4 in the concept table need to be open for discussions per Chris proposal in order to stay in dual-sig SM, keep Y=0 and work on A or B fields which ever is the active field.



Action items from meeting #9

A.I	Subject	Owner	Due Date
1	From the startup of LLDP , to be able to determine if to use the Y or A, B until the ports get power done. Chris to fill in the Table per Lennarts format. Use Y field for SS PD.	Chris	Before meeting #10 for update baseline accordingly
2	Use A,B for dual-signature PD over 2P/4P (Type 3 and 4 PSE). The PSE needs to know PD Type	Lennart	To see how it can be implemented in the proposed baseline
3	To prepare baseline per the inputs received so far from the group.	Lennart	Done. Group to review and comment.



LLDP baseline review

- Discussion:

- Yair: You didn't include "79.3.2.6e PSE maximum available power" with the modified text we agree on in previous meetings.

"The PSE maximum available power field shall contain the highest power the PSE can grant as defined in Table 79 -6e to the port when supporting single-signature PD or dual-signature PD. The PSE shall set the value of this field taking available power budget and hardware capabilities into account."



LLDP concept Table (To be reviewed if match to latest proposed baseline)

PD requested power value		PSE allocated power value		PD requested power value Mode A		PD requested power value Mode B		PSE allocated power value Alternative A		PSE Allocated power value Alternative B	
#	PSE Type	Operating over	PD	Final SM	TLV field						
					pse_allocated_power	pd_requested_power	pse_allocated_power_Alt(X)	pd_req_power_mode(X)			
					Y	Y	X (A or B or both)	X (A or B or both)			
1	3/4	4P	SS	SS ¹	1-999	1-999	0	0			
2	3/4	2P	SS	SS ²	1-499	1-499	0	0			
3	3/4	2P	Type 1/2	SS ³	1-255	1-255	0	NA			
4	1/2	2P	DS	SS ⁴	1-255	1-255	NA	0			
5	3/4	4P	DS	DS ⁵	Y=0.	Y=0.	1-499	1-499			
6	3/4	4P → 2P	DS	DS ⁶	Y=X	Y=X.	Active pairs: 1-499. Non-active=0	Active pairs: 1-499. Non-active=0			
7	3/4	2P	DS	SS ⁷	Y=X	Y=X.	Active pairs: 1-499. Non-active=0	Active pairs: 1-499. Non-active=0			
8	3/4	2P → 4P ⁸ Not allowed. Go to IDLE first	DS	SS ⁷	NA	NA	NA	NA			

Notes:

1. PSE knows PD config by connection check. PD knows it is SS PD connected to 4-pair by LCE → Single-signature state machine. Use only Y.X=0.
2. PSE knows 2P/4P by its config registers. PD knows if it is SSPD. → Single-signature state machine. Use only Y. X=0
3. PSE knows 2P/4P by its config registers. PD knows it is legacy → Single-signature state machine. Use only Y. X=0
4. PSE knows 2P/4P by its config registers. PD knows it is dual-signature connected to legacy PSE according to the length of 1st class event. → Single-signature state machine. Use Y in PSE. Use Y, X=0 in PD.
5. PSE knows it is DS by connection check... PD knows it is DS PD. → Dual-signature state machine. Use X. Y=0.
6. PSE knows it is DS by connection check. → Stays in Dual-signature state machine. . PD knows it is DS. Use Y=X.
7. PSE knows 2P/4P by its config registers but doesn't know it is DS PD (No CC). PD knows it is DS PD and knows PSE Type. Use Y=X.
8. If PSE starts as 2P config, and want to move to 4P, it needs to starts from IDLE.



Concept Table Review – How to fill in TLVs

- Discussion



From previous discussions: LLDP concept review:
 D3.0 text in black. **Deletions from D3.0 in RED.**
Additions in BLUE. **New proposal in Green.**

PD requested power value	PSE allocated power value	PD requested power value Mode A	PD requested power value Mode B	PSE allocated power value Alternative A	PSE allocated power value Alternative B
--------------------------	---------------------------	---------------------------------	---------------------------------	---	---

#	PSE Type	Operating over	PD	TLV field			
				pse_allocated_power	pd_requested_power	pse_allocated_power_Alt(X)	pd_req_power_mode(X)
				Y	Y	X (A or B or both)	X (A or B or both)
1	3/4	4-pairs	SS	1-999	1-999	0	0
2	3/4	2-pairs	SS	1-499	1-499	0	0
3	3/4	4-pairs	DS	1-999, Y=A+B (**). Y=0.	1-999, Y=A+B (**) Y=0.	1-499	1-499, Use A and B. Y=A+B.
4	3/4	2-pairs	DS	1-499, Y=A+B (**) Add: Y is the value of the active Alternative X. Note (***) Chris: Y=0. Staying in DS SM	1-499, Y=A+B (**) Add: Y is the value of the active mode X. Chris: Y=0. Staying in DS SM	1-499. Set 0 on A and B Chris: Use active A or B and set the non active to 0.	1-499. Use A and B. (*) if mode(X) is inactive, set to value 0. (*) Deleted to resolve #297) Yair: To decide if to keep last decision or set inactive mode to 0
5	3/4	2-pairs	Type 1/2	1-255	1-255	0	NA
6	1/2	2-pairs	DS	1-255, "May Y=A+B" Same as in line 4. if the new TLV fields are used.	Same as in line 4.	Same as in line 4. if the new TLV fields are used.	Same as in line 4.

Reminder: Due to line 5 and 6 we need to use single-signature SM to support lines 5 and 6 which means that we need to switch between state machines to fill in the TLVs.



Concept Table Cont.

- The above Table covers all use cases (Type 3/4 connected to Single-signature or dual-signature PD over 4-pairs or 2-pairs and switching between 4-pairs to 2-pairs and back to 4-pairs).
- (*) See IDLE state in Figure 145-45 and Figure 145-46 for supporting this use case.
- (**) See Annex A for why we need $Y=A+B$ and the alternative solution for it (to use “PSE maximum available power” in 79.3.2.6e).
- **(***)David Tremblay** : In the transition for 4-pair to 2-pair what should be the minimum value that goes to Y. Suggested is to go to the value of the last allocated value of A or B. (to be added to the description and not to the state machine)



Previous Table with new proposals

- Discussion



Other topics

- To address comment i-262 from D3.0



Status of: pse_dll_ready_alt(X), pd_dll_rady_mode(X)
 pse_dll_enable_alt(X)
 pd_dll_enable_mode(X)

- Chris will check the need to separate or keep pd_dll_enable_mode(X)/alt(X).
 - **DONE: UNIFIED BOTH**
 - **Rationale: DONE**
 - There is only one instance running so we can unify _enable
 - And dll_ready per PSE alternative
 - Geoff- Agree
 - One pd_dll_enable_mode(X)/alt(X). is OK
 - Separate pse_dll_ready_alt(X), pd_dll_rady_mode(X) for PSE and PD
 - Geoff and Chris are recommending to keep dll_ready separate and the reason is that it is not instantaneous mechanism it takes seconds until you get completion.
- #130 is open again. It means that we will have to wait until pd_requested_power on both modes will be available.

Group aggress to this decision.

- Chris will check the need to keep pse_dll_ready_alt(X) or unified it. (We already decide to unify pd_dll_ready_mode(X) to pd_dll_ready to resolve comment #297 D2.4).
 - **DONE: TO KEEP SEPERATE**
 - **Rationale: DONE. See above.**



The effect of changing pd_dll_ready_mode(x) and pse_dll_ready_alt(X) on aLldpXdot3LocReadyA and aLldpXdot3LocReadyB

- As a result:
 - No changes to clause 30 and 79
- Group OK.



Sync the transition between state machine

- (1) **Yair:** The main guidelines being proposed are:
 - The information from transition from 4P to 2P and back to 4P is available in the PSE and PD hardware state machine in the fasted way. As a result, this variable information can be copied to the DLL state machine and used there.
 - As for the TLV fields to be updated and sync between the state machines, it will be done with the existing timings specifications for the DLL state machine.
- Other issues?
- Discussion?
- (2) **Yair:** To continue with the concept of single-signature state machine and dual-signature state-machine and consider NOT TO USE the proposal in the baseline regarding single-mode and dual-mode – Lennart agrees to delete the table with single mode and dual mode.
- (3) **Heath:** propose to have single PSE and single PD state machine.
- (4) **Yair:** Heath proposal (3) will be more complicated. We have working simulation of the current D2.5 concept. I suggest not to go to (3).
- (5) **Heath:** To stay in the same state machine when flipping from 4P to 2P and update the parameters (Y etc.) there.
- (6) **Yair:** I believe that this is the best approach (5) it is inline with (1, 2) with minimum modifications to D2.5.
- **Group to analyze the pros and cons of the proposals for next meeting #6**
- **Meeting number #6:** Heat presented details of his proposal..



Sync the transition between state machine

- Heath to review the details of John proposal regarding the transition between 4P to 2P and back using the power_pairsx variable. **Done.**
 - **Under discussions and evaluations**
- Heath to generate a list of scenarios to be check in LLDP state machine simulator: **Done. See Heath proposal from meeting #7.**
- Yair & Lennart to work on the LLDP baseline for September meeting.
 - **F2F meeting (Yair + Lennart) was scheduled with for 22-24 August 2017 to discuss this topic. Meanwhile, group to supply inputs.**



Sync the transition between state machine

- Heath: Is it a problem to transit from SM to SM?
- Yair:
 - No. It is easy to do in implementation specific manner i.e. store the variable you need and populate correctly in the TLV fields before transition to the other state machine.
- Heath: Why not to stay in dual-signature state machine when switching to 2-pairs.
- Yair:
 - State machine by definition of the concept we have decided all over the standard are separate for single and dual.
 - State machines works in pairs, i.e. PSE single-signature state machine can't work with dual-signature state machine. PSE single works with PD single. PSE dual works with PD dual.
 - Type 3 and 4 dual-sig PD cant work with Legacy Type 2 PSE they are not sharing the same fields, nor the state machines and their conditions to get to IDLE or INITIALIZATION etc.
 - As a result, it is preferred by me and Lennart to stay in the D3.0 concept with the addition of the proposed changes how to populated the fields and adding logic to the IDLE and/or INITIALIZE state to handle the transitions from 4P to 2P and back.
 - Discussion



Discussion:

- Heath: we need to see proposal in order to see that the issue was corrected. Heath is open to any state machine that will work. We all in agreement on this.
- **Group; OK to stay with the concept that:**
 - State machines works in pairs, i.e. PSE single-signature state machine can't work with dual-signature state machine. PSE single works with PD single. PSE dual works with PD dual.
 - Type 3 and 4 dual-sig PD can't work with Legacy Type 2 PSE they are not sharing the same fields, nor the state machines and their conditions to get to IDLE or INITIALIZATION etc. Therefore it has to work with single-signature state machine per line **5** in the concept table.
- **Chris:** Based on the principles above, and based on connection check, Type 3 and 4 PSEs and PDs know what **they are** and which state machine to use. As a result, in line 4 in the concept table, we can stay in the dual-signature state-machine if working on 2-pair too, and use fields A or B (pending the active pairs) and keep Y=0. (Yair: This may resolve the transition question between 2P and 4P. This is a change to line 4 in the concept table.
- In line 5 in the concept table, when it is legacy PSE working over **2**-pairs, the only choice is to use single-signature SM and work only with the Y field regardless if the PD is dual or single signature. **Yair: Currently I don't see issues with this proposal. Need to discuss it with Lennart.**
- **David Trembley:** We want to keep using the current state machine and to add to it the issue of addressing the sync between transition for 4P to 2P and back.
- **Yair and Lennart: To work on Chris inputs/proposal**



Discussion:

- **Yair:** Based on the modified concept for line 4 in the concept table, we don't have the transition issue from 4P to 2P in dual-signature PD. We just need to update line 4 in the concept table and the text in the baseline.
- **John:** I concur that the conclusion that PSE power pairsx is not needed in state machine conditions, if a dual-signature PD does not have to transition from the dual-signature to single-signature state machine.
- With the proposed changes to the management of the A and B (vs. Y) fields in the concept table line 4, it appears that there is no need to change the language in the "PSE and PD state change procedure across a link (dual-signature)" clauses, since these fields will now fully describe the requested and allocated values.



Annexes



Annex A: Why we need $Y=A+B$ as currently in the spec?

Argument #1

- When we do LLDP simulations between Type 1, 2 PSE connected to dual-signature PD we encounter the following problem:
- Type 1, 2 PSE has only the `pse_allocated_power` field. He doesn't know about any other field such `pd_requested_power_modeA` or `B` fields/values.
- It means that PSE Type 1 and 2 can communicate with any PDs with `pse_allocated_power` and `pd_requested_power` fields only.

Now let's see what is going on step by step:

- PD puts values in `pd_requested_power_modeA` and `B` fields (what ever the values are)
- `pd_requested_power_modeA` and `B` fields are send through LLDP protocol and PSE tries to read it.
- PSE has only access to the content of `pd_request_power_value` because it doesn't know any other fields. If the content of `pd_request_power_value` in dual-signature PDs will be zero and not `pd_request_power_value = pd_request_power_value_modeA + pd_request_power_value_MODEb`, the PSE will see ZERO as the `pd_request_power_value` so the `pse_allocated` power value will be ZERO as well. So how it will work?
- The solution is: If in the PD we will set `pd_request_power_value = pd_request_power_value_modeA + pd_request_power_value_modeB` then `pse_allocated_power_value` can work with `pd_requested_power_value`. **Alternative solution for the 2-pair case: `pd_request_power_value = pd_request_power_value_mode(X)` where `X` is the active pairset.**



Annex A: Why we need $Y=A+B$ as currently in the spec? -2

Argument #2

- Imagine that you have a dual signature that want on modeA=45W and modeB=30W.
- But, PSE has only 29W.
- The question is how PSE will allocate the power. Please note the you have a single main power supply and the PSE **first** decides how to allocated power per port (i.e. the power needed per the whole port and then per the alternatives per the PD assigned class for each pair set (this is the only way it works in PSEs).

Now, Per the rules:

- PD mode A wants 45W but PSE has total 29W or <29W or whatever for mode A.
- PD mode B wants 30W but PSE has total 29W or <29W or whatever for mode B.
- So what PSE will do?
- Option 1: PSE will allocate power per the previous ratio (30W/45W). But this is not defined.
- Option 2: PSE will allocate power by splitting the 29W to half for each mode. But this is not defined
- OR option 3: PSE supply the total power as well (The sum field) and PD will decide what to do in order that the whole PD will work or one of the PD modes will work or nothing will work.

This is the best option. Why? Because this scenario is no different than the case when PSE is connected to single signature PD that wants 51W and PSE has only 30W. In this case, you give PD only 30W and let PD to decide how to use it. Please remember that in all dual signature PDs mode A and mode B are talking to each other by a single MCU.

Other alternative solution to this problem is to use the field “PSE max available power” which should be the total port power. We need to clarify in 79.3.2.6e that this value is applicable for PSE that supports single-signature and dual-signature.



Annex A: Why we need $Y=A+B$ as currently in the spec? -2


- Argument #3

High level power management care only for the total port power. The power management per pairset is kind of sublayer of the power management system. It is useful to pass the total power through the TLVs field. This is in general how current PSEs systems works.


Other alternative solution to this problem is to use the field “PSE max available power” which should be the total port power. We need to clarify in 79.3.2.6e that this value is applicable for PSE that supports single-signature and dual-signature.



Annex B: Comment #297 D2.4 (Page 75 line 12 in D2.5) - Figure 145-43 Meeting #8: Group is OK



Annex B: Comment #297 D2.4 (Page 75 line 12 in D2.5) - Figure 145-44
 Proposal for a change marked in RED. Meeting #8: Group is OK .



Annex B: LLDP concept review as agreed in D2.5 – Updated per the current text

Proposal for a change marked in RED.

- Discussion
 - The Table in previous slide is the current concept per D2.5. This closes questions from meeting #1 regarding item 4 and item 5 in the Table presented in meeting #1 (See Annex) regarding if it should be $Y=A+B$ or $Y=A$ or $Y=B$.
- Yair+Lennart discussion:
 - $Y=A+B$ can be replaced to $Y=\text{mode}(X)$ in the PD and $Y=\text{Alt}(X)$ in the PSE. This is alternative solution to argument #1 in Annex A and will resolve the double information of A, B and $Y=A+B$ confusion argument raised by Lennart.
 - We have the information of total available power in the field “PSE maximum available power” in 79.3.2.6e. This resolve argument #2 in Annex A.
- To resolve #297, Lennart suggests: In order to request power on the unpowered pairset, see proposed changes in the red text. In addition, the `pd_dll_ready_mode(X)` need to be changed to `pd_dll_ready` to allow progressing to the INITIALIZE state in case PD want power on the unpowered pairset. No changes required in the PSE portion.
- Yair it will work:
- The proposal is:
 - To change from `pd_dll_ready_mode(X)` to `pd_dll_ready` in the PD state machine.
 - To change “if this mode/Alt is inactive, set to value 0” to “if this Alt is inactive, set to value 0” i.e. keep this requirement only to PSE.
- Group is OK.



Annex B: Comment #297 D2.4 (Page 75 line 12 in D2.5)

- Comment #297 D2.4 (D2.5 Page 78 line 46)

"If Mode (X) is non-active while the other mode is active, the inactive PD requested power value Mode (X) field value shall be set to 0."

- What is this trying to do ? The PD may wish to ask for power on an unpowered Mode...

Suggested Remedy

Strike sentence.

- ACCEPT IN PRINCIPLE.

no changes to draft.

An LLDP ad hoc was formed

Yair: What we are trying to do is:

- In Figure 145-44 and Figure 145-45 power control state diagrams when connected to dual-signature PD, we add in D2.3 an IDLE state in order to resolve non active Alternative(X) or no active mode(X) by setting the relevant variables to zero prior going to INITIALIZE state.
 - Figure 145-45: PSEAllocatedPowerValue_alt(X), PDRequestedPowerValueEcho_alt(X) and TempVar_alt(X)
 - Figure 145-46: PDRequestedPowerValue_mode(X), PSEAllocatedPowerValueEcho_mode(X), PDMaxPowerValue_mode(X) and TempVar_mode(X)



Annex B: Comment #297 D2.4 (Page 75 line 12 in D2.5)

Discussion:

Yair: See concept description for why we did it.

A.I: Group to verify that they are OK with the state machine in Figure 145-43 and Figure 145-44.

- Lennart response: The proposed response to this comment is to adopt:
 - To change from pd_dll_ready_mode(X) to pd_dll_ready in the PD state machine.
 - To change “if this mode/Alt is inactive, set to value 0” to “if this Alt is inactive, set to value 0” i.e. keep this requirement only to PSE.
- **Group to discuss.**
- **GROUP OPINION? Group is OK.**
 - The modifications proposed to the state machine in Figure 145-43?
 - To change from pd_dll_ready_mode(X) to pd_dll_ready in the PD state machine.
 - To change “if this mode/Alt is inactive, set to value 0” to “if this Alt is inactive, set to value 0” i.e. keep this requirement only to PSE.



Annex C: New topic – do we need the $Y=A+B$ as currently in the spec?

- We agree that D2.5 is describe in the tables. And next meeting to present new table with the changes proposed – Group OK.
- Lennart presentation
- Yair inputs for the reasons we did it (See Annex A).
- Discussion
- (*) Lennart: We have the information of total available power in the field “PSE maximum available power” in 79.3.2.6e. This resolve argument #2 in Annex A.
- Yair: Agree.
- **Yair: Group is OK (*)**



Annex D: -Table items 4 and 5 Discussion.

-Item 4: Type 3 / 4 PSE connected to dual-signature over 2-pairs

-Item 5: Type 1 / 2 PSE connected to dual-signature over 2-pairs (with or without the use of new TLVs fields)

▪ Yair:

-Item 4: The system was working over 4-pairs and now it is working over 2-pairs for some reason.

-In the PD side:

(a) Using both fields A and B although one of the pairs is not active. The reason is when it will be active to allow its operation in the state machine.

(b) The Y field must contain the value of the active field due to the fact that later, the Y field will have to communicate with the PSE Y field (operation over 2-pairs).

-In the PSE side:

(c) We need that the power value of the active field will be stored in Y so PSE Y field can communicate with PD Y field.

(d) In addition, we want to know what is the value of the active field to make sure that it is the correct value of the Y field because at this time of decision, the system may go through some undefined behavior during the transition and we must know what is the correct value.

(e) In addition to (d) it also gives us the correct last value of the active field prior the transition per David Tremblay comment.

-As a result, we need in the PSE side to use $Y=X$ where X is the active field value. And we need X.

-Item 5: Type 1 or 2 PSE connected to dual-signature PDs (working over 2-pairs). Two subcases: (1) The PSE doesn't use the new TLVs.

(2) The PSE can use the new TLVs. **PSE side:**

-Case 1: PSE have no choice but to use only the Y field (A and B fields doesn't exist).

-Case 2 (which is optional allowed case in the spec): The PSE has accesses to the new TLVs. Y is connected to the active field A or B hence PSE knows Y and X (A or B). It is not important that PSE doesn't do connection check. It knows from LLDP fields that it is dual-signature. So it is the same as line 4.

PD side: It is dual-signature PD which is the same as line 4.

-As a result, we need in the PSE side to use Y with the content of the active field value. I wanted to set also the X field where X is the active field and John is proposing to set it to $X=A=B=0$ whenever dual-signature is operated over 2-pairs.

Comments:

John Skinner: See John analysis summary.

Yair: I agree in principle to John analysis and updated my proposals accordingly. John main argument is the operation of PSE Type 3 or 4 over 2-pairs when connected to dual-signature PD is done with single-signature state machine that uses only the Y fields.

Lennart: Agrees with John analysis.

Group is OK with the concept table. Lennart will review and confirm by Sunday July 9, 2017.



Annex E: Comment #130, #293 D2.4 (D2.5 Page 74 line 11)

Added text, "Type 1 and Type 2 devices shall not support the Type 3 and Type 4 extension."

Incorrectly blocks legacy types from using TLVs, Power status, System setup, PSE maximum available power, Autoclass, and Power done. The existing text does indicate what legacy Types are required to place in all Type 3 and Type 4 extension fields.

Suggested Remedy

Strike the called-out text.

ACCEPT IN PRINCIPLE.

OBE by 293

Comment 293 has the following response:

ACCEPT IN PRINCIPLE.

No changes to draft.

LLDP ad hoc was formed.

Yair: The proposed response to delete this text make sense. No reason to block new features from existing Type 1 and 2. Strike the called out text.

Geoff: All "shalls" should be in clause 145.

Heath: We agree to delete the text if PSE/ PD requested/allocated power mode A/B is set to zero when Type 1 and Type 2 PSE are used.

Jhon/Yair: In this case of Type 1/2 PSE connected to dual-signature PD, the fields are already defined. We need to focus only on the PSE fields since DS PD has access to all fields.

Lennart: @Heath, makes only sense to PSE allocated power. Doesn't make sense to PD requested power.

Yair: Not clear why @Heath makes sense only to PSE. If PSE can use the new fields for legacy PSEs, why not to use the same rules used in Type 3, 4 PSEs that have access to this field by default. The idea is to enable legacy PSEs to benefit from new features and not to disable them.

Heath A.I to generate comment and remedy for discussion for next time.

David Stover: It looks that we have covered this issue in this meeting adhoc presentation and/or by Lennart presentation.



Annex E: Comment #130, #293 D2.4 (D2.5 Page 74 line 11) – Cont.

David Stover: I certainly understand the desire to extend support for e.g. power price index, parametric measurement reporting, etc. to Clause 33 (C33) devices that can support the extensions. However, if all of these TLV extensions are made available to C33 devices, I believe there is insufficient guidance in Clause 79 to enforce the desired limitations on a C33 device. For example, the TLV extensions allow PSEs to indicate they provide 4 pair power, to indicate and negotiate up to 99.9W of power, and to indicate they are a Type 3 or Type 4 PSE. Certainly, C33 PSEs should not be allowed to indicate this information to a PD. In particular, raising the power level for 2 pair systems is prohibited by our PAR. To resolve this comment we'll also need to come to agreement on the additional limitations placed on C33 devices when using the TLV extensions.

Lennart: The Clause 33 state diagrams already have a limit of 25.5W for DLL negotiation. So there is no problem in this case.

Lennart: The only reason I made the comment to get rid of that shall, is for the 4PID bit. Everything else is either "does not apply", or "pretty clear what to do".

Lennart: I'm not sure I see what limitations need to be defined that are not already clearly in Clause 33 ?

Yair: Comment #293 is similar and addressed in addition to 4PID bit the other new features we can use in Type 1 and 2 with the new TLV fields.

Yair: David: Can you make a list of TLVs that you believe need to be addressed with limitations.

Heath/David Stover send and Yair responded:

[http://www.ieee802.org/3/bt/public/lldpadhoc/Recommended%20Type%201%20and%202%20TLV%20Usage WITH YAIR RESPONSE.PDF](http://www.ieee802.org/3/bt/public/lldpadhoc/Recommended%20Type%201%20and%202%20TLV%20Usage%20WITH%20YAIR%20RESPONSE.PDF)



Annex E: Comment #130 D2.4: Reviewing Heath/David Stover A.I regarding limitations on new TLV fields use by PSE Type 1 and 2 connected to dual-signature PD.

- Yair: The current spec is OK for the above use case. No need to change. See the following arguments.
- 1) The question was how to use TLVs when Type 1 or 2 PSE is connected to Type 3 and 4 dual-signature PD. So, my review is addressing that use case. The use case in which Type 1 and 2 is connected to PD Type 1 and 2 is addressed in clause 33.
- 2) Regarding Power Status, Dual-signature power Classx Mode A/ B and Power Class x: See 79.3.2.6.c. If the use case is Type 1 and 2 PSE is connected to dual-signature PD then If the device generating the TLV is a PD Type 3 or 4, then you must use it per the table and you can't set the lines that I marked with "X" as 000 etc. That is why I believe your proposal is incorrect and we should keep it unchanged.
- 3) In addition to (2) Type 3 and 4 dual-signature PD can't be Type 1 and Type 2 PD when connected to Type 1 and 2 PSE. They are still Type 3 and 4 dual-signature PD.
- 4) Regarding PD load: The PD is dual-sig PD and it is Type 3 or 4 PD so the PD knows if this field need to be set to 1 (isolated loads) or 0 (not isolated loads). Not clear what you are trying to block by proposing this option. I believe it should be unchanged as well. The PD knows what it is and it doesn't need the PSE to know its properties.
- 5. The question was a bout new TLV fields used by the PSE Type 1 and 2 when connected to dual-signature PD. It is not clear why you have addressed PD TLV fields while the question was about PSE related TLV fields?
- So, to summarize: I don't see a good reason to change this fields when Type 1 or 2 PSE is connected to dual-signature PD.
- Lennart: Originally I care about the 4PID.
- Yair/John: David Stover/Heath work is addressing PD TLVs for dual-signature PD that cant be changed. The question was for PSE Type 1 and 2 that uses new TLV fields and they didn't address this point.
- Yair: OK, we will finalize it in the Berlin meeting. Meanwhile since it was Lennart comment, Lennar will generate his response to #130. Yair will add his inputs to the proposed remedy.
- **Yair: Meanwhile it looks that there is a consensus how to resolve this which is to move the 4PID field to the legacy fields and not allow Type 1 and 2 devices to use the new TLVs.**



Annex F: LLDP concept review: D2.5 text in black. Proposal for a change marked in RED. Agreed new concept marked in BLUE. [Concept agreed on meeting #4](#)

PD requested power value	PSE allocated power value	PD requested power value Mode A	PD requested power value Mode B	PSE allocated power value Alternative A	PSE allocated power value Alternative B
--------------------------	---------------------------	---------------------------------	---------------------------------	---	---

#	PSE Type	Operating over	Connected to a PD	TLV field			
				pse_allocated_power	pd_requested_power	pse_allocated_power_Alt(X)	pd_req_power_mode(X)
				Y	Y	X (A or B or both)	X (A or B or both)
1	3/4	4-pairs	SS	1-999	1-999	0	0
2	3/4	2-pairs	SS	1-999	1-999	0	0
3	3/4	4-pairs	DS	1-999, Y=A+B (**) Lennart+Yair: Y=0.	1-999, Y=A+B (**) Lennart+Yair : Y=0.	1-499	1-499, Use A and B. Y=A+B. Lennart+Yair : Delete Y=A+B
4	3/4	2-pairs	DS	1-499, Y=A+B (**) Yair+Lennart: 1) Delete Y=A+B 2) To add: Y is the value of the active Alternative X. David Tremblay : In the transition for 4-pair to 2-pair what should be the minimum value that goes to Y. Suggested is to go to the value of the last allocated value of A or B. (to be added to the description and not to the state machine)	1-499, Y=A+B (**) Yair+Lennart: 1) Delete Y=A+B 2) Add: Y is the value of the active mode.	1-499. Yair+Lennart+John: Set 0 on A and B	1-499. Use A and B. (* if mode(X) is inactive, set to value 0. Lennart+Yair: To resolve #297, delete (*).
5	1/2	2-pairs	DS	1-499, "May Y=A+B" Yair+Lennart: Delete "May Y=A+B" Yair: To add: Y is the value of the active Alternative X if the new TLV fields are used.	Same as in line 4.	If new TLV fields are used, set A and B to 0.	Same as in line 4.

The above Table covers all use cases (Type 3/4 connected to Single-signature or dual-signature PD over 4-pairs or 2-pairs and switching between 4-pairs to 2-pairs and back to 4-pairs.

(*) See IDLE state in Figure 145-45 and Figure 145-46 for supporting this use case.

(**) See Annex A for why we need Y=A+B and the alternative solution for it (to use "PSE maximum available power" in 79.3.2.6e. This resolve argument #2 in Annex A)



Annex G: Meting #5: Dual-signature state machine and single-signature state machine VS single mode DLL and dual-mode DLL

- Currently the single-signature state machine and dual-signature state machine are independent
- The single-signature state machine is used when operating over 2P or when single-signature PD is supported.
- The dual-signature state machine is used when operating over 4P and each Alternative/Mode is operate independently.
- In the updated concept we need to put zeros in the unused fields and it looks that when we are operating on the “main” relevant state machine, we may need to “look” at the other state machine to updated the relevant variables the zero so one can say that we need to work with all the state machine.
- DISCUSSION:
- **Yair:** at first iteration, I would like to keep it as it is. **Independent and not to operate all state machines.** It is more simple and controlled behavior **especially in software.** As for to “look” to the other state machine and update variables to zero, **we can do the following:** Before we leave the current state machine, we will update the variables to zero and than transition to the other state machine. In this way we don't need to look on two state machines.
- **In addition**, one of the things that bothers me in the proposed baseline in the table on page 2 is for example: when you change from “145.5.3.2 Attribute to state diagram variable mapping (single-signature)” to “145.5.3.2 Attribute to state diagram variable mapping (single mode DLL)” is confusing since single signature is working on 4-pairs i.e. both modes and not on single mode while Type 1 and 2 are working on two pairs (single mode), so the proposal I feel that will create more issues than help.
- **Discussion:** Lennart agrees to delete the table in the baseline that deals with single mode and dual mode operation. As a result we currently staying in the baseline with the concept of single-signature and dual-signature state machines.



Annex H ,Meeting #5: MR for clause 33

- Per the concept agreed in the concept table, to put zero in:
 - (a) PSEallocatedPower and PDrequestedPower fields when operating with dual-signature over 4-pairs or
 - (b) PSEallocatedPower_Alt(X) and PDrequestedPower_mode(X) when operating with single-signature
- We have now changed this legacy field (a) to include 0 as a valid value. For Type 1/2 this was an illegal value, which now becomes a legal value, which leads to undefined behavior if used. This would not be a problem, were in Clause 33, by mistake, it allows the value 0 in the variable that is linked to this field but in the TLV definitions in clause 79 it is correct i.e. the values 1-255 are only permitted.
- We will need to file an MR to change the DLL state diagram in Clause 33, to restrict the value PSEAllocatedPowerValue to the range of through 255. Both changes together do not result in a change in legacy requirements.
- **Discussion: Group agree**



Annex I: Meeting #5: Comment #130, #293 D2.4 (D2.5 Page 74 line 11)

Added text, "Type 1 and Type 2 devices shall not support the Type 3 and Type 4 extension."
Incorrectly blocks legacy types from using TLVs, Power status, System setup, PSE maximum available power, Autoclass, and Power done. The existing text does indicate what legacy Types are required to place in all Type 3 and Type 4 extension fields.

Suggested Remedy

Strike the called-out text.

ACCEPT IN PRINCIPLE.

OBE by 293

Comment 293 has the following response:

ACCEPT IN PRINCIPLE.

No changes to draft.

LLDP ad hoc was formed.

Discussions: See meetings 1-4 discussions on Annex E.

- **David Stover/Heath** : To move 4PID field to the legacy TLVs and not allow Type 1 and 2 devices to use the new TLVs.

Yair: OK. It simplifies the issue.


Lennart: Implemented in the baseline.

Yair: Group to review the detailed proposal for the response to #130 D2.4 in the LLDP Baseline.

Group Agrees: YES (and change the "shall" to "out of scope")



Meeting #9. Switching between SMs (Not presented)



■ Discussion

