

Interoperability vs Inrush and C_{Port}

- **Michael Paul**
- **Heath Stewart**
- **David Stover**



Problem Statement 802.3bt D1.6 Inrush Requirements

- Conflicting PSE/PD POWER_UP requirements...
 - •Do not address complexities of simultaneous, staggered POWER_UP (2P inrush vs 4P inrush)
 - •Include *informative* combinations of PD inrush cap and load current that...

-Exceed PSE guaranteed minimum inrush requirements

- -Are unnecessarily narrow in scope
- Are not interoperable
- Is there a better way to describe inrush?



Charge is the Currency of Inrush

	Single-signature PD Class 0 to 4	IInrush	A	0.400	0.450	All	See 33.2.8.5, max value definition in Figure 33-			
	Single-signature PD Class 5 to 6 Dual-signature PD Class 1 to 4			0.400	0.900	3,4	- 26			
	Single-signature PD Class 7 to 8 Dual-signature PD Class 5			0.800	0.900	4	See 33.2.8.5, max value definition in Figure 33– 26. See 33.2.8.5.1 for conditions to use lower than I _{Inrush} min current values.			
	Inrush time per pairset	T _{Inrush-2P}	s	0.050	0.075	All	See 33.2.8.5.			

- Current is Charge (Q) per Time:
 - I = Q / T
- Since I_{Inrush} and T_{Inrush} are defined, Q_{Inrush} is also defined.
 - $Q_{Inrush} = I_{Inrush} * T_{inrush}$
- Therefore, the PD is guaranteed a minimum amount of total charge during inrush.
 - The PD may store it in a bulk cap:
 - $Qcap = (C_{port} * V_{PSE})$
 - Or it may be used by the load:
 - Qload = $(I_{load} * T_{inrush})$

$$Q_{Inrush} > (C_{port} * V_{PSE}) + (I_{load} * T_{inrush})$$



PSE Minimum Guaranteed *Total* Charge during POWER_UP SS PD Class 0 – 4 (Type 1, Type 2 PD)

From 802.3-2012:

33.3.7.3 Input inrush current


Inrush current is drawn during the startup period beginning with the application of input voltage at the PI compliant with V_{Port_PD} requirements as defined in Table 33–18, and ending when C_{Port} is charged to 99 % of its final value. This period should be less than T_{Inrush} min per Table 33–11.

Type 2 PDs with pse_power_type state variable set to 2 prior to power-on shall behave like a Type 1 PD for at least T_{delay} min. T_{delay} starts when V_{PD} crosses the PD power supply turn on voltage, V_{On} . This delay is required so that the Type 2 PD does not enter a high power state before the PSE has had time to switch current limits from I_{Inrush} to I_{LIM} .

Input inrush current at startup is limited by the PSE if $C_{Port} \le 180 \ \mu\text{F}$, as specified in Table 33–11.


If $C_{Port} \ge 180 \ \mu\text{F}$, input inrush current shall be limited by the PD so that $I_{Inrush PD}$ max is satisfied.


- Type 1 and Type 2 PDs do not follow a simple "PSE minimum guaranteed charge" model
- Do not change legacy behavior
- Maintain text of 802.3-2012 for Type 1 and Type 2
 inrush requirements





PSE Minimum Guaranteed *Total* Charge during POWER_UP SS PD Class 5 - 6







I_{load} < [20mC – (C_{port} * 57V)]/ 50ms



PSE Minimum Guaranteed *Total* Charge during POWER_UP DS PD Class 1 - 4





I_{load} < [20mC – (C_{port} * 57V)]/ 50ms




PSE Minimum Guaranteed *Total* Charge during POWER_UP SS PD Class 7 - 8, DS PD Class 5

33.2.8.5.1 I_{Inrush-2P} minimum and I_{Inrush} minimum requirements

A Type 4 PSE, when connected to a single signature PD with assigned Class 7 or Class 8, may optionally implement a minimum $I_{Inrush-2P}$ and I_{Inrush} lower than defined in Table 33–17, but not less than 0.15A and 0.4A respectively. When a Type 4 PSE is connected to a single-signature PD with assigned Class 7 or Class 8 and uses a lower $I_{Inrush-2P}$ and I_{Inrush} than those defined in Table 33–17, it shall successfully power up a single-signature PD comprised of a parallel combination of C_{Port} per pairset as defined in 33.3.7.3 and a Class 2 load within $T_{Inrush-2P}$ min without startup oscillations during the POWER_UP period, when connected to the PD through channel resistance of 0.1 Ω to 12.5 Ω per pairset.

Derivation of PSE Minimum Guaranteed Total Inrush from 33.2.8.5.1: $I_{CLASS_2 max} = 240 mA$ $C_{Port} = 360 uF$ $240 mA < [Q_{Inrush} - (360 uF * 57V)] / 50 ms$ $Q_{Inrush} > 32.5 mC$


l _{Inrush,min}	T _{inrush-2p,min}	Q _{Inrush,min}	V _{PSE,max}
650mA	50ms	32.5mC	57V




I_{load} < [32.5mC – (C_{port} * 57V)]/ 50ms



PSE Minimum Guaranteed *Per-Pairset* Charge during POWER_UP SS PD Class 5 – 6, DS PD Class 1 - 4







I_{load} < [7.5mC – (C_{port} * 57V)]/ 50ms



PSE Minimum Guaranteed *Per-Pairset* Charge during POWER_UP SS PD Class 7 – 8, DS PD Class 5





I_{load} < [20mC – (C_{port} * 57V)]/ 50ms



Proposed solution

- •No change to Type 1, Type 2 behavior
- •Type 3 PSE minimum inrush requirement remains 20mC
 - •PSEs opting to simultaneously POWER_UP both pairsets of PDs Type 3 and below shall guarantee 20mC total charge
 - •PSEs opting to stagger POWER_UP to PDs Type 3 and below shall guarantee 20mC charge per-pairset
- •Type 4 PSE minimum inrush requirement remains 32.5mC •PSEs opting to simultaneously POWER_UP Type 4 PDs must be able to
 - guarantee 32.5mC total charge
 - •PSEs opting to stagger POWER_UP Type 4 DS PDs must be able to guarantee 16.75mC charge per-pairset



Baseline Text

• Modify Tables 33–17 and 33–28 as follows:

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information								
7	Total output current of	both pairsets	of the sam	e polarity in th	e POWER_1	UP state a	s function of assigned Class								
	Single-signature PD Class 0 to 4	I _{Inrush}	A	0.400	0.450	All	Applies to all Type 1 and 2 PSEs. Applies to Type 3								
	Single-signature PD Class 5 to 6 Dual-signature PD Class 1 to 4 Single-signature PD Class 7 to 8 Dual-signature PD Class 5			0.400	0.900	3, 4	 and 4 PSEs when both pairsets are in POWER_UP state. See 33.2.8.5, max value definition in Figure 33-26. See 33.2.8.5.1 for conditions to use lower than I_{tarush} min-current values. 	6	Input inrush current						
				_					Single-signature PD	I _{Inrush_PD}	A	0.400	All	Peak value—See 33.3.7.3	
				0.800- 0.650	0	4			Class 0 to 6 Dual-signature PD Class 1 to 4						
									Single-signature PD Class 7to 8 Dual-signature PD			-0.800- 0.650	4	-	
8	Output current per pair	set in the POV	VER_UP	state as function			s		Class 5				_		
	Single-signature PD I Class 0 to 4	I _{Inrush-2P}	A	0.400	0.450	3,4	Applies to Type 3 and 4 PSEs when only one pairset is in POWER_UP state. See 33.2.8.5, max	one ER_UP max	Input inrush current per pairset						
	Dual-signature PD Class 1 to 4								Dual-signature PD Class 1 to 4	I _{Inrush_PD-2P}	A	0.400	3	Peak value—See 33.3.7.3	
	Single-signature PD- Class 5 to 6- Dual-signature PD Class 1 to 4			-0.150-	0.600	-3, 4-	value definition in Figure 33-26.		Single-signature PD- Class 5 to 6- Dual-signature PD			0.300/- - TBD -	-3,-4		
	Single-signature PD Class 7 to 8- Dual-signature PD Class 5			0.400 0.325	0.600	4	See 33.2.8.5.1 for conditions to use lower than I _{Inrush} min current- values.	conditions to use lower than I Inrush min current		Single-signature PD Class 7 to 8 Dual-signature PD Class 5			-0.600- 0.325	4	



• Redefine PSE minimum inrush in terms of 4-Pair simultaneous and 2-Pair staggered output currents

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information						
7	Total output current of	both pairsets o	of the sam	e polarity in the	e POWER_U	JP state as	s function of assigned Class						
	Single-signature PD Class 0 to 4	I _{Inrush}	A	0.400	0.450 All Applies to all Type 1 and 2 PSEs. Applies to Type 3								
	Single-signature PD Class 5 to 6 Dual-signature PD Class 1 to 4		0.400	0.900	3, 4	and 4 PSEs when both pairsets are in POWER_UP state. See 33.2.8.5, max value definition in Figure	Input inrush current			-			
				0.800- 0.650			33-26.	Single-signature PD	I _{Inrush_PD}	A	0.400	All	Peak value—See
	Single-signature PD Class 7 to 8 Dual-signature PD)			0.900	4	See 33.2.8.5.1 for conditions to use lower than I _{tarush} min current values.	Class 0 to 6 Dual-signature PD Class 1 to 4		-			33.3.7.3
8	Class 5	set in the POV	TTD LID.	tate as function		mod Class		Single-signature PD Class 7to 8 Dual-signature PD Class 5			0.800- 0.650	4	
0	Output current per pairset i Single-signature PD	I _{Inrush-2P}	A	0.400	0.450	3, 4	Applies to Type 3 and 7	7 Input inrush current per pairset					
	Class 0 to 4 Dual-signature PD Class 1 to 4	-mrusn-2P					4 PSEs when only one pairset is in POWER_UP state. See 33.2.8.5, max value definition in Figure 33-26.	Dual-signature PD Class 1 to 4	I _{Inrush_PD-2P}	A	0.400	3	Peak value—See 33.3.7.3
	Single-signature PD- Class 5 to 6- Dual-signature PD Class 1 to 4			-0.150-	0.600	-3, 4-		Single-signature PD Class 5 to 6- Dual-signature PD			0.300/- -TBD-	3,4	
	Single-signature PD Class 7 to 8- Dual-signature PD Class 5			0.400 0.325	0.600	4	See 33.2.8.5.1 for conditions to use lower- than I _{larush} min current- values.	Single-signature PD- Class 7 to 8 Dual-signature PD Class 5			0.600 0.325	4	

Table 33–17



• Guaranteed interoperability

Item	Parameter	Symbol	Unit	Min	Max	PSE Type	Additional information								
7	Total output current of both pairsets of the same polarity in the POWER_UP state as function of assigned Class														
P.	Single-signature PD Class 0 to 4	I _{Inrush}	A	0.400	0.450	All	Applies to all Type 1 and 2 PSEs. Applies to Type 3 and 4 PSEs when both								
	Single-signature PD Class 5 to 6 Dual-signature PD			0.400	0.000 3	3.4	and 4 PSES when both pairsets are in POWER_UP state. See 33.2.8.5, max value definition in Figure 33-26. See 33.2.8.5.1 for conditions to use lower data Langmin current values.	6	Input inrush current						
	Class 1 to 4								Single-signature PD	0 to 6 ignature PD 1 to 4 -signature PD 7to 8 ignature PD	А	->	0.400	All	Peak value—See 33.3.7.3
	Single-signature PD Class 7 to 8 Dual-signature PD Class 5			0.800 0.650	0.900	4			Class 0 to 6 Dual-signature PD Class 1 to 4 Single-signature PD Class 7to 8 Dual-signature PD						
												->	0.800- 0.650	4	
8	Output current per pairset in the POWER_UP state as function of the assigned Class								Class 5						
	Single-signature PD	I _{Inrush-2P}	A	0.400	0.150	2, 1	Applies to Type 3 and 4 PSEs when only one pairset is in POWER_UP state. See 33.2.8.5, max	7	Input inrush current per pa	urset					
	Class 0 to 4 Dual-signature PD Class 1 to 4							-	Dual-signature PD Class 1 to 4	I _{Inrush_} PD-2P	A	\rightarrow	0.400	3	Peak value—See 33.3.7.3
	Single-signature PD Class 5 to 6 Dual-signature PD Class 1 to 4			-0.150-	0.600	-3, 4	value definition in Figure 33-26.		Single-signature PD- Class 5 to 6- Dual-signature PD-				0.300/- -TBD-	-3, 4-	
	Single-signature PD Class 7 to 8- Dual-signature PD Class 5			0.400 0.325	0.600	4	See 33.2.8.5.1 for		Single-signature PD-				0.600 0.325	4	
				0.325			than I inrush min current- values.		Dual-signature PD Class 5				0.525		




Modify section 33.3.7.3:

For Type 1 and Type 2 PDs, input inrush current at startup is limited by the PSE if $C_{Port} < 180 \mu F$, as specified in Table 33–11.

<u>For Type 1 and Type 2 PDs, if $C_{Port} \ge 180 \mu F$, input inrush current shall be limited by the PD so that I_{Inrush_PD} max is satisfied.</u>




Modify section 33.3.7.3:





Modify section 33.3.7.3:





Conclusions

•The proposed remedy...

Maintains legacy behavior

•Provides straight-forward requirements that can easily be validated

•Guarantees interoperability

–PSE minimum inrush requirements are dependent upon Table 33–17

-PD inrush requirements and informative statements are dependant upon...

- The same PSE variables when PSE controls inrush
- Corresponding and symmetric PD inrush variables in Table 33–28 when PD controls inrush

•Provides design flexibility to PD designers

–All valid combinations of $C_{\mbox{Port}}$ and $I_{\mbox{Load}}$ are defined

-The PSE has clearly defined behavior for simultaneous and staggered inrush



Interoperability and Relationships

