1	Ch	anges from SS PD to DS PD state machine.
2 3	1)	Dual-signature PD operating principle: two separate state machines for Mode A and Mode B.
	- 1	
4		Naming constants, variables, timers and functions: xxxx_modeA and xxxx_modeB.
5	Au	toclass is not used for dual-sig. (No need per inputs got so far).
6		There is a consensus between Yair, Fred, Dylen, Chriss and Lennart so far that
7 8		AUTO_CLASS is not required for dual-sig PDs. It is not a problem to add it later. We need more marketing inputs.
9		
10	3)	present_det_sig_modeA, present_det_sig_modeB: A text was added that defines this
11		variable should be valid or not regardless if the other pairset is powered with voltage above
12		Vreset.
13		Other options such not allow a pairset to go into OFFLINE when the other pairset is
14		powered was considered however the problem with this approach is that if we look at
15		dual-sig PD as two independent PDs that are closed in a single PD box than one of the
16		pairsets can be in OFF-LINE at any time regardless of what the other pair is doing.
17		
18	4)	present_class_sig_A_modeA/B and present_class_sig_B_modeA/B is TRUE also if
19		powerrecived_modeB/A is TRUE is OK automatically whenever Vclass is in range.
20		
21	5)	pd_dll_capable was removed since dual-signature PD need to support DLL.
22		
23	6)	pd_max_power_modeA values were set to 5 max.
24	,	
25 26 27	7)	PSE state machine for supporting dual-signature PD needs separate DLL_ENABLE for primary and secondary.
28 29		

30 Baseline starts at next page:

1 1. Update 33.3.3.11 as follows:

2

3

4 5 6

7 8

9

10 11

12

- 2. Add the dual-signature state machine drawings darshan_07_0516.pdf and darshan_08_0516.pdf
- 3. To add the following editor note at the PSE state machine section: "Editor Note: PSE state machine for supporting dual-signature PD needs separate DLL ENABLE for primary and secondary."

33.3.3.11 Type 3 and Type 4 dual-signature PD State diagrams

Editor Note: PD power control state diagram (Figure 33-50) need to be evaluate and sync with the dual-signature state machine.

33.3.3.x1 Type 3 and Type 4 Constants for dual-signature PD

To reuse the constant from Table 33-26 to be per pairset, a text was added to indicate it without the need to change Table 33-26 or change it to Vreset-2P, Vreset_th_2P, and Vmark_th-2P respectively in Table 33-26.

13 14 15 16 The PD state diagram uses the following constants: 17 VReset 18 Reset voltage per pairset (see Table 33–26) 19 VReset_th 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 Reset voltage threshold per pairset (see Table 33–26) VMark_th Mark event voltage threshold per pairset (see Table 33–26) pd_req_class_modeA A constant indicating the requested Class of the PD over mode A. Values: 1: The PD requests Class 1. 2: The PD requests Class 2. 3: The PD requests Class 3. 4: The PD requests Class 4. 5: The PD requests Class 5. pd_req_class_modeB A constant indicating the requested Class of the PD over mode B. Values: 36 37 1: The PD requests Class 1. 2: The PD requests Class 2. 38 3: The PD requests Class 3. 39 4: The PD requests Class 4. 40 5: The PD requests Class 5. 41 42 33.3.3.x2 Type 3 and Type 4 Variables for dual-signature PD 43 The PD state diagram uses the following variables: 44

45 mdi power required modeA A control variable indicating that over mode A, the PD is enabled and should request power from the PSE by 46 47 applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the 48 PSE sourcing power. A variable that is set in an implementation-dependent manner. Values: 49 FALSE:PD functionality is disabled. 50 51 TRUE:PD functionality is enabled.

Dual-signature state machine baseline text Rev 002. May 2016. Darshan Yair. Page 2 of 7

	applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep to PSE sourcing power. A variable that is set in an implementation-dependent manner. Values: FALSE:PD functionality is disabled. TRUE:PD functionality is enabled.
	_enabled_modeA variable indicating whether the Data Link Layer classification mechanism is enabled over mode A. Values:
	FALSE:Data Link Layer classification is not enabled. TRUE:Data Link Layer classification is enabled.
pd dll	enabled modeB
	variable indicating whether the Data Link Layer classification mechanism is enabled over mode B. Values:
TRUE	FALSE:Data Link Layer classification is not enabled. Data Link Layer classification is enabled
pd_ma	x_power_modeA
	trol variable indicating the max power that the PD may draw from the PSE over mode A. See power
Values	cations in Table 33–28.
varues	1: PD may draw Class 1 power
	2: PD may draw Class 2 power
	3: PD may draw Class 3 power
	4: PD may draw Class 4 power
	5: PD may draw Class 5 power
pd ma	x power modeB
	trol variable indicating the max power that the PD may draw from the PSE over mode B. See power
	ications in Table 33–28.
	1: PD may draw Class 1 power
	2: PD may draw Class 2 power
	3: PD may draw Class 3 power
	4: PD may draw Class 4 power
	5: PD may draw Class 5 power
	et_modeA
OFFL	plementation-specific control variable that unconditionally resets the PD state diagram over mode A to the NE_modeA state.
Values	
	FALSE:The device has not been reset (default). TRUE:The device has been reset.
pd_res	et_modeB
	plementation-specific control variable that unconditionally resets the PD state diagram over mode B to the NE_modeB state.
	FALSE: The device has not been reset (default).
	TRUE: The device has been reset.

Dual-signature state machine baseline text Rev 002. May 2016. Darshan Yair. Page **3** of **7**

1	
2 3 4 5 6	pd_undefined_modeA
3	A control variable that indicates that the PD is in an undefined condition over mode A. The PD may or may not show
4	a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may
5	or may not show MPS and may change the pse power level modeA variable.
6	Values:
7	FALSE: The PD is in a defined condition (default).
8	TRUE: The PD is an undefined condition.
7 8 9 10	
10	pd undefined modeB
11	A control variable that indicates that the PD is in an undefined condition over mode B. The PD may or may not show
12	a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may
13	or may not show MPS and may change the pse power level modeB variable.
14	Values:
15	
16	FALSE: The PD is in a defined condition (default). TRUE: The PD is an undefined condition.
17	I KUE. The PD is an undermed condition.
17	
19	power_received_modeA
20	An indication from the circuitry that power is present on the PD's PI over mode A.
21	Values:
22 23	FALSE: The input voltage does not meet the requirements of VPort_PD in Table 33–28.
23	TRUE: The input voltage meets the requirements of VPort_PD.
24	
25	power_received_modeB
26	An indication from the circuitry that power is present on the PD's PI over mode B.
27	Values:
28	FALSE: The input voltage does not meet the requirements of VPort_PD in Table 33–28.
29	TRUE: The input voltage meets the requirements of VPort_PD.
30	
31	
32	present_class_sig_A_modeA
33	Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over
34	mode A.
35	Values:
36	FALSE: The PD classification signature is not to be applied to the link.
37	TRUE: The PD classification signature is to be applied to the link.
38	
39	
40	present_class_sig_A_modeB
41	Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over
42	mode B.
43	Values:
44	FALSE: The PD classification signature is not to be applied to the link.
45	TRUE: The PD classification signature is to be applied to the link.
46	
47	present class sig B modeA
48	Controls presenting the classification signature that is used during the third class event and all subsequent class events
49	over mode A (see 33.3.5) by the PD.
50	Values:
50 51	FALSE: The PD classification signature is not to be applied to the link.
52	TRUE: The PD classification signature is to be applied to the link.
53	The Line i D endomental algunare is to be applied to the link.
54	
55	
56	
20	

	ontrols presenting the classification signature that is used during the third class event and all subsequent class event mode B (see 33.3.5) by the PD.
Va	Alues: FALSE: The PD classification signature is not to be applied to the link.
	TRUE: The PD classification signature is to be applied to the link.
	A text was added to present_det_sig_modeA and present_det_sig_modeB in order to ensure that that providing
	power on a pairset will not cause to the unpowered pairset signature to be invalid.
	esent_det_sig_modeA
	ontrols presenting the detection signature (see 33.3.4) by the PD over mode A. alues:
	invalid: A non-valid PD detection signature is to be applied to the link over mode A regardless of any
	voltage above Vreset applied to mode B.
	valid: A valid PD detection signature is to be applied to the link over mode A regardless of any voltage
	above Vreset applied to mode B.
	either: Either a valid or non-valid PD detection signature may be applied to the link.
	esent_det_sig_modeB
	ontrols presenting the detection signature (see 33.3.4) by the PD over mode B.
Va	alues: invalid: A non-valid PD detection signature is to be applied to the link over mode B regardless of any
	voltage above Vreset applied to mode B.
	valid: A valid PD detection signature is to be applied to the link over mode B regardless of any voltage
	above Vreset applied to mode B.
	either: Either a valid or non-valid PD detection signature may be applied to the link.
pr	esent mark sig modeA
	ontrols presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode A.
Va	ilues:
	FALSE: The PD does not present mark event behavior.
	TRUE: The PD does present mark event behavior.
	esent_mark_sig_modeB
	ontrols presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode B.
Va	alues: FALSE: The PD does not present mark event behavior.
	TRUE: The PD does present mark event behavior.
	esent_mps_modeA
	ontrols applying MPS over mode A (see 33.3.7.10) to the PD's PI. alues:
Vä	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.
	TRUE: The MPS is to be applied to the PD's PI.
	esent_mps_modeB ontrols applying MPS over mode B (see 33.3.7.10) to the PD's PI.
	alues:
	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI. TRUE: The MPS is to be applied to the PD's PI.

1 23456789 pse dll power level modeA A control variable output by the PD power control state diagram (Figure 33-50) that indicates the power level of the PSE by which the PD is being powered over mode A. Values: 1: The PSE has allocated Class 3 power or less (default). 2: The PSE has allocated Class 4 power. 3: The PSE has allocated Class 5 10 pse dll power level modeB 11 A control variable output by the PD power control state diagram (Figure 33-50) that indicates the power level of the 12 PSE by which the PD is being powered over mode B. 13 Values: 14 1: The PSE has allocated Class 3 power or less (default). 15 2: The PSE has allocated Class 4 power. 16 3: The PSE has allocated Class 5 17 18 pse power level modeA 19 A control variable that indicates to the PD over mode A the level of power the PSE is supplying. 20 Values: 21 22 23 24 25 26 27 28 29 30 31 32 33 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less. 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less. 5: The PSE has allocated the PD's requested power or Class 6 5 power, whichever is less. pse power level modeB A control variable that indicates to the PD over mode B the level of power the PSE is supplying. Values: 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less. 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less. 5: The PSE has allocated the PD's requested power or Class 6 5 power, whichever is less. VPD modeA Voltage at the PD PI as defined in 1.4.425 over mode A. 34 35 VPD modeB 36 Voltage at the PD PI as defined in 1.4.425 over mode B. 37 38 33.3.3.x3 Type 3 and Type 4 Timers for dual-signature PD 39 All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting 40 upon entering a state where "stop x timer" is asserted. 41 tpowerdly timer modeA 42 A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode A and 43 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode A during the PSE's inrush 44 period; see Tdelay-2P in Table 33-28. 45 46 tpowerdly timer modeB 47 A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode B and 48 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode B during the PSE's inrush 49 period; see Tdelay-2P in Table 33-28. 50

51

Dual-signature state machine baseline text Rev 002. May 2016. Darshan Yair. Page 6 of 7

2 33.3.3.x4 Type 3 and Type 4 Functions dual-signature PD

1

3 4 5 6 7 8 9	 do_class_timing_modeA This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the class event over mode A. The class event timing requirements are defined in Table 33–26. This function returns the following variable: short_mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:
10	FALSE: The PSE uses Type 1, 2 MPS requirements.
	ralse. The rise uses rype 1, 2 bit 5 requirements.
11	
12	do_class_timing_modeB
13	This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the
14	length of the class event over mode B. The class event timing requirements are defined in Table 33–26. This function
15	returns the following variable:
16	short mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable
17	is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:
18	TRUE: The PSE uses Type 3, 4 MPS requirements.
19	FALSE: The PSE uses Type 1, 2 MPS requirements.
17	TABOL. THE FOL uses Type 1, 2 MI 6 requirements.