

The following changes are made to D2.1 for differentiating between single-signature and dual-signature PDs.

1 **1. Change 33.3.8.2.1 page 157 lines 37-40 as follows:**

2 **33.3.8.2.1 Input average power ~~for Class 6 and Class 8 PDs exceptions~~**

3 For Class 6 and Class 8 single-signature PDs, when additional information is available to the PD regarding actual channel DC
4 resistance between the PSE PI and the PD PI, the PD may consume greater than P_{Class_PD} but shall not consume greater than P_{Class} at
5 the PSE PI.

6 For Class 5 dual-signature PDs, when additional information is available to the PD regarding actual channel DC resistance between
7 the PSE PI and the PD PI, the PD may consume greater than P_{Class_PD-2P} but shall not consume greater than P_{Class-2P} at the PSE PI.

8 **2. Change 33.3.8.4 page 158 lines 43-54 and page 159 lines 25-54 as follows.**

9 **33.3.8.4 Peak operating power**

10 V_{Overload-2P} is the PD PI voltage when the PD is drawing the permissible P_{Peak_PD} for single-signature PD or P_{peak-2P_PD} for dual-
11 signature.
12

The following changes in lines 14-21 are covered by the approved comment #512 from D2.0 that was not implemented in D2.1.

13 At any static voltage at the PI, and any PD operating condition, with the exception described in 33.3.8.4.1, the peak power for single-
14 signature PD shall not exceed P_{Class_PD max} for more than T_{CUT-2P min}, as defined in Table 33–19 and 5% duty cycle for a single-
15 signature PD. Peak operating power shall not exceed P_{Peak_PD}.
16

17 At any static voltage at the PI, and any PD operating condition, with the exception described in 33.3.8.4.1, the peak power shall not
18 exceed P_{Class 2P_PD max} for more than T_{CUT-2P min}, as defined in Table 33–19 and 5% duty cycle for a dual-signature PD. Peak
19 operating power shall not exceed P_{Peak 2P_PD}.
20

21 NOTE—The duty cycle of the peak current is calculated using any sliding window with a width of 1 s.
22

23 For single-signature PDs, Ripple current content (I_{Port_ac}) superimposed on the DC current level (I_{Port_dc}) is allowed if P_{Peak_PD}
24 requirements are met and the total input power is less than or equal to P_{Class_PD max}.

25 For dual-signature PDs, Ripple current content (I_{Port 2P_ac}) superimposed on the DC current level (I_{Port 2P_dc}) is allowed if
26 P_{Peak 2P_PD} requirements are met and the input power is less than or equal to P_{Class 2P_PD max}.

27 The RMS, DC and ripple current shall be bounded by Equation (33–26):

28

$$29 \quad I_{port_RMS_max} = \left\{ \begin{array}{ll} \sqrt{(I_{Port_dc})^2 + (I_{Port_ac})^2} & \text{for single – signature PD} \\ \sqrt{(I_{Port_2P_dc})^2 + (I_{Port_2P_ac})^2} & \text{for dual – signature PD} \end{array} \right\} \quad (33-26)$$

30 where

31 I_{Port_dc} is the DC component of the input current for a single-signature PD.

32 I_{Port_ac} is the RMS value of the AC component of the input current for a single-signature PD.

33 I_{Port 2P_dc} is the DC component of the input current for a dual-signature PD.

34 I_{Port 2P_ac} is the RMS value of the AC component of the input current for a dual-signature PD.
35

36 The maximum I_{Port_RMS} value for all PDs except those described in 33.3.8.2.1 and 33.3.8.4.1, over the operating I_{Port_PD-2P}
37 range shall be defined by Equation (33–26):

38

39 **3. Update Equation 33-27 as follows:**

$$40 \quad I_{port_RMS_max} = \left\{ \begin{array}{l} \frac{P_{Class_PD}}{V_{Port_PD-2P}} \quad \text{for single-signature PD} \\ \frac{P_{Class_2P_PD}}{V_{Port_PD-2P}} \quad \text{for dual-signature PD} \end{array} \right\} \quad (33-27)$$

41 where

42 V_{Port_PD-2P} is the minimum specified input voltage at a PD pairset
 43 P_{Class_PD} is the maximum power, P_{Class_PD} max, as defined in Table 33-28
 44 $P_{Class_2P_PD}$ is the maximum power, $P_{Class_2P_PD}$ max, as defined in Table 33-28

The following changes in lines 45-50 are covered by the approved comment #512 from D2.0 that was not implemented in D2.1.

45
 46 Peak power is defined in Table 33-28 and depends on the Class assigned by the PSE. The equations in Table 33-28 are
 47 used to approximate the ratiometric peak powers of Class 0 through Class 8. These equations may be used to calculate
 48 $PPeak_PD$ or $PPeak_PD-2P$ for Data Link Layer classification by substituting P_{Class_PD} or $PPeak_PD-2P$ with
 49 $P_{DMaxPowerValue}$ and for Autoclass by substituting P_{Class_PD} with $PAutoclass_PD$.

51 **4. Change 33.3.8.4.1 page 160 lines 2-23 as follows:**

52 **33.3.8.4.1 Peak operating power ~~for Class 6 and Class 8 PDs~~ exceptions**

The following changes in lines 54-82 are covered by the approved comment #512 from D2.0 that was not implemented in D2.1 but now it is proposed with shorter wording.

54 For Class 6 and Class 8 single-signature PDs and for Class 5 dual-signature PDs, when additional information is available to the PD
 55 regarding actual channel DC resistance between the PSE PI and the PD PI, in any operating condition with any static voltage at the
 56 PI, the peak power shall not exceed P_{Class} for single-signature PDs and $P_{Class-2P}$ for dual-signature PDs at the PSE PI for more
 57 than $TCUT-2P$ min, as defined in Table 33-19 and with 5% duty cycle. Peak operating power shall not exceed $1.05 \times P_{Port_PD}$
 58 max.

59
 60 For single-signature PDs, ripple current content (I_{Port_ac}) superimposed on the DC current level (I_{Port_dc}) is allowed if
 61 $PPeak_PD$ requirements are met and the total input power is less than or equal to P_{Class} at the PSE PI.

62
 63 The maximum I_{Port_RMS} value over the operating V_{Port_PD-2P} range shall be defined by Equation (33-28):

$$64 \quad I_{port_RMS_max} = \left\{ \frac{P_{Class}}{V_{PSE}} \right\}_A \quad (33-28)$$

66 where

67 P_{Class} is the allocated Class power as defined in 33.2.7 and Equation (33-2)
 68 V_{PSE} is the voltage at the PSE PI as defined in 33.1.4

69
 70 NOTE—The duty cycle of the peak current is calculated using any sliding window with a width of 1 s.

71
 72 For dual-signature PDs, ripple current content ($I_{Port_2P_ac}$) superimposed on the DC current level ($I_{Port_2P_dc}$) is allowed if
 73 $PPeak_2P_PD$ requirements are met and the total input power is less than or equal to $P_{Class-2P}$ at the PSE PI.

74
 75 The maximum $I_{Port_2P_RMS}$ value over the operating V_{Port_PD-2P} range shall be defined by Equation (33-27a):

$$76 \quad I_{port_2P_RMS_max} = \left\{ \frac{P_{Class-2P}}{V_{PSE}} \right\}_A \quad (33-28a)$$

77 where

78 $P_{Class-2P}$ is the allocated Class power as defined in 33.2.7 and Equation (33-3)
 79 V_{PSE} is the voltage at the PSE PI as defined in 33.1.4

80
 81
 82 NOTE—The duty cycle of the peak current is calculated using any sliding window with a width of 1 s.