33.8.2.3 PD Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
*PDT2	Type 2 PD implementation	33.3.2	PD is Type 2	0	Yes [] No []
<u>*PDT3</u>	Type 3 PD implementation	<u>33.3.2</u>	PD is Type 3	<u>0</u>	<u>Yes []</u> <u>No []</u>
<u>*PDT4</u>	Type 4 PD implementation	<u>33.3.2</u>	PD is Type 4	<u>O</u>	<u>Yes []</u> <u>No []</u>
<u>*PDSS</u>	Single-signature PD	<u>33.3.2</u>	PD is single-signature	<u>0</u>	<u>Yes []</u> <u>No []</u>
<u>*PDDS</u>	Dual-signature PD	33.3.2	PD is dual-signature	<u>0</u>	<u>Yes []</u> <u>No []</u>
*PDCL	PD Classification	33.3.6	PD supports classification	PDT2:M	Yes [] No []
*PDAC	Autoclass implementation	33.3.6.3	PD supports Autoclass	<u>0</u>	<u>Yes []</u> <u>No []</u>
<u>*PDS-</u> <u>MPS</u>	Short MPS implementation		PD supports short MPS	<u>0</u>	<u>Yes []</u> <u>No []</u>
*PDCL <u>M</u> 2	Implementation supports <u>2Multiple</u> -Event class sig- nature	33.3.6	PD supports <u>2Multiple</u> -Event class signature	PDT2:M PDT3:M PDT4:M	Yes [] No []
<u>*WXYZ</u>	Implementation supports WXYZ	<u>33.3.8.2.1,</u> <u>33.3.8.4.1</u>	PD supports behavior described in 33.3.8.2.1 and 33.3.8.4.1	PDT3:0 PDT4:0	<u>Yes []</u> <u>No []</u>
*DLLC	Implementation supports Data Link Layer classification	33.6	PD supports Data Link Layer classification	PDT2:M PDT3:M PDT4:M	Yes [] No []

33.8.2.4 PSE Major capabilities/options

Item	Feature	Subclause	Value/Comment	Status	Support
*PSET1	Type 1 PSE implementation	33.1.3	Optional	0	Yes [] No []
*PSET2	Type 2 PSE implementation	33.1.3	Optional	0	Yes [] No []
*PSET3	Type 3 PSE implementation	33.1.3	Optional	<u>0</u>	<u>Yes []</u> <u>No []</u>
*PSET4	Type 4 PSE implementation	<u>33.1.3</u>	Optional	<u>0</u>	<u>Yes []</u> No []
*MID	Midspan PSE	33.2.2	PSE implemented as a midspan device	O/1	Yes [] No []
*MIDA	Alternative A Midspan PSE	33.2.3	Midspan PSE implements Alternative A	MID:O :2	Yes [] No []
*MAN	PSE supports management registers accessed through MII Management Interface	33.5	Optional	0	Yes [] No []
*CL	Implementation supports Physical Layer classification	33.2.7	Optional	O/1	Yes [] No []
*DLLC	Implementation supports Data Link Layer classifica- tion	33.6	PSE supports Data Link Layer classification	0	Yes [] No []
* <u>S</u> ‡EPL C	Implementation supports Single-Event Physical Layer classification	33.2.7.1	Optional	0	Yes [] No []
* <u>M</u> 2EPL C	Implementation supports <u>Multiple</u> 2-Event Physical Layer classification	33.2.7.2	Optional	PDT1:O PDT2:O PDT3:M PDT4:M	Yes [] No []
*PSEAC	Autoclass implementation	33.2.7.3	PSE implements Autoclass	<u>0</u>	<u>Yes []</u> <u>No []</u>
*PA	Power Allocation	33.2.9	PSE implements power supply allocation	0	Yes [] No []
*PCA	Pair control ability—PSE supports the option to con- trol which PSE Pinout is used	33.5.1.1.6	Optional	0	Yes [] No []
*AC	Monitor AC MPS	33.2.10.1.1	PSE monitors for AC MPS	<u>PSET1:</u> O . <u>2</u> 3 <u>PSET2:O</u> . <u>2</u>	Yes [] No []
*DC	Monitor DC MPS	33.2.10.1.2	PSE monitors for DC MPS	<u>PSET1:O</u> . <u>2</u> <u>PSET2:O</u> . <u>2</u> <u>PSET3:M</u> <u>PSET4:M</u>	Yes [] No []

I

33.8.3 PICS proforma tables for DTE Power via MDI

33.8.3.1 Common device features

I

Item	Feature	Subclause	Value/Comment	Status	Support
COM1	Compatibility considerations.	33.1.1	PDs and PSEs compatible at their PIs	М	Yes []
COM2	Type 2 operation cabling	<u>33.1.3.1</u>	DC loop resistance 25 Ω or less. Requirement satisfied by cate- gory 5e components (cables, cords, and connectors)	М	Yes []
COM3	Resistance unbalance	33.1.3.2	3 % or less ments for twisted pair cabling as specified in ISO/IEC 11801:2002 and ANSI/TIA-568-C.2	М	Yes []

33.8.3.2 Power sourcing equipment

Item	Feature	Subclause	Value/Comment	Status	Support
PSE1	PSE location	33.2.2	Requirements apply equally to Endpoint and Midspan PSE unless otherwise stated	М	Yes []
PSE2	PSE permitted polarity config- urations	<u>33.2.4</u>	To be associated with Alternative A or Alternative B listed in Table 33-4 corresponding with their Type	М	Yes []
<u>PSE3</u>	<u>Alternative A and Alternative</u> <u>B for Type 1, Type 2, or Type 3</u> <u>PSEs</u>	33.2.4	Implement Alternative A, Alter- native B, or both	PSET1: <u>M</u> PSET2: <u>M</u> PSET3: <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE4</u>	Alternative A and Alternative B for Type 3 PSEs providing Class 5 or Class 6 power levels and Type 4 PSEs	33.2.4	Implement Alternative A and Alternative B	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE5</u>	Alternative A and Alternative B for Type 1 and Type 2 PSEs	33.2.4	Not to operate on both Alterna- tive A and Alternative B simulta- neously	<u>PSET1:</u> <u>M</u> <u>PSET2:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE2	Alternative A and Alternative B	33.2. 4	Implement either Alternative A- or Alternative B or both but not- operate on same link segment simultaneously	M	Yes [] N/A []
<u>PSE6</u>	PSE behavior for Type 1 and Type 2 PSEs	<u>33.2.5</u>	In accordance with state dia- grams shown in Figure 33-13 and Figure 33-14	PSET1: <u>M</u> PSET2: <u>M</u>	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE7</u>	PSE behavior for Type 3 and Type 4 PSEs	33.2.5	In accordance with state dia- grams shown in Figure 33-15 to Figure 33-23	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE3	PSE behavior	33.2.5	In accordance with state dia- grams shown in Figure 33–13, Figure 33–13 continued, and Fig- ure 33–20	М	Yes []
PSE4	Detection, classification, and turn on timing	33.2.5.1	In accordance with Table 33–9, Table 33–15, and Table 33–17	M	Yes []
<u>PSE8</u>	PSE performing detection only on Alternative B fails to detect a valid PD detection signature	<u>332.5.1</u>	Back off for at least T _{dbo} as spec- ified in Table 33-17 before attempting another detection, except in the case of an open cir- cuit as specified in 33.2.6.6	<u>M</u>	<u>Yes []</u>
PSE9 PSE5	Backoff voltage	33.2.5.1	Not greater than V_{Off}	М	Yes []
<u>PSE10</u>	Alternative roles during 4-pair operation	33.2.5.1.1	Reversible provided that the roles established in IDLE are maintained in every other state	<u>PSET3:</u> <u>O</u> <u>PSET4:</u> <u>O</u>	<u>Yes []</u> <u>No []</u> <u>N/A []</u>
PSE11 PSE6	PSE variable definition permutations	33.2.5.4	Meet at least one allowable defi- nition described in <u>Table 33-6Ta</u> ble 33-7	М	Yes []
PSE12 PSE7	Type 2 PSE mutual identification	33.2.5.6	When powering a Type 2 PD, assigns a value of '2' to parame- ter_type if mutual identification is complete	PSET2: M	Yes [] N/A []
PSE13 PSE8	Type 2 PSE powering a Type 1 PD	33.2.5.6	Meets the PI electrical require- ments of a Type 1 PSE, but may choose to meet the electrical requirements of a Type 2 PSE for I _{Con} , I _{LIM} , T _{LIM} , and P _{Type}	PSET2: M	Yes [] N/A []
<u>PSE14</u>	<u>Type 3 and Type 4 PSE variable definition permutations</u>	33.2.5.9	Meet at least one allowable defi- nition described in Table 33-7	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE15</u>	Type 1 and Type 2 PSE Class events	33.2.5.9	Issue no more than the Class they are capable of supporting	<u>PSET1:</u> <u>M</u> <u>PSET2:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE16</u>	<u>Type 3 and Type 4 PSE Class</u> events	33.2.5.9	Issue no more than the Class they are capable of supporting between the most recent time V_{PSE} was at V_{Reset} and a transi- tion to POWER_UP	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE17</u>	PD requests higher class than PSE can support	33.2.5.11	Assign the PD Class 3, 4, or 6, whichever is the highest that it can support	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> M	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE18</u>	<u>PD requests higher class than</u> <u>PSE can support for Primary</u> <u>Alternative</u>	33.2.5.11	Assign the PD Class 3, or 4, whichever is the highest that it can support	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE19</u>	<u>PD requests higher class than</u> <u>PSE can support for Secondary</u> <u>Alternative</u>	33.2.5.11	Assign the PD Class 3, or 4, whichever is the highest that it can support	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE20 PSE9	Applying power <u>to a pairset</u>	33.2.6	Not until a PD requesting power- has been successfully detected- Not until a valid signature has been successfully detected on that pairset, except as specified in 33.2.8.1	М	Yes []
PSE10	Power pairs	33.2.6	Power supplied on the same pairs as those used for detection	M	Yes []
<u>PSE21</u>	Connection check	33.2.6.1	Determine if both pairsets are connected to a single-signature PD or if the pairsets are con- nected to a dual-signature PD	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes[]</u> <u>N/A[]</u>
<u>PSE22</u>	Open circuit voltage and short circuit voltage during connec- tion check	33.2.6.1	Meet the specifications in Table 33-9	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes[]</u> <u>N/A[]</u>
<u>PSE23</u>	Determining between single- signature and dual-signature PDs	33.2.6.1	Only for tests that result in a volt- age at the PSE PI that is below. V_{valid} max as specified in Table <u>33-9</u>	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE24</u>	<u>Voltage on either pairset rises</u> <u>above V_{valid} max during con-</u> <u>nection check</u>	33.2.6.1	<u>Reset the PD by bringing the</u> voltage at the PI below V _{off} max for at least T _{Reset} , before per- forming classification	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE25 PSE11	Detecting PDs	33.2.6.2	Performed via the PSE PI	М	Yes []
PSE26 PSE12	PSE presents non-valid signature	33.2.6.2	As defined in Table 33–22	М	Yes []
PSE27 PSE13	Open circuit voltage and short circuit current	33.2.6.2	Meet specifications for V_{oc} and I_{sc} in Table 33–9	М	Yes []
PSE28 PSE14	Backdriven current	33.2.6.2	Not be damaged by up to 5 mA over the range of V_{Port_PSE}	М	Yes []
PSE29 PSE15	Output capacitance	33.2.6.2	C _{out} in Table 33–17	М	Yes []
<u>PSE30</u> PSE16	Detection voltage with a valid PD signature connected	33.2.6.3	Meets V _{valid} in Table 33–9	М	Yes []
PSE31 PSE17	Detection voltage measurements	33.2.6.3	At least two that create at least ΔV_{test} difference	М	Yes []
PSE32 PSE18	Control slew rate when switch- ing detection voltages	33.2.6.3	Less than V _{slew} in Table 33–9	М	Yes []

Item	Feature	Subclause	Value/Comment	Status	Support
PSE33 PSE19	Accept as a valid signature	33.2.6.4	$\begin{array}{c} R_{good} \text{ and } C_{good} \text{, with up to-} \\ V_{os} \text{ max and } I_{os} \text{ max as defined-} \\ \hline \text{in Table 33-10} From a pairset} \\ \hline \text{with all of the characteristics} \\ \hline \text{specified in Table 33-10} \end{array}$	М	Yes []
PSE34 PSE20	Reject as an invalid signature	33.2.6.5	Resistance less than R_{bad} min, resistance greater than R_{bad} max, or capacitance greater than C_{bad} min	М	Yes []
<u>PSE35</u>	Applying power to both pair- sets	33.2.6.7	Not until it is determined whether the attached PD is a can- didate to receive power on both pairsets	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE36</u>	<u>4PID</u>	33.2.6.7	<u>A logical function of the detec-</u> <u>tion state of both pairsets, the</u> <u>result of connection check,</u> <u>mutual identification, and of the</u> <u>Power via MDI TLV</u>	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE37</u>	4PID variable	33.2.6.7	Stored in PD_4pair_cand, defined in 33.2.5.9	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE38</u>	PD_4pair_cand default value	33.2.6.7	Default value of FALSE	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE39</u>	PSE provides V _{Class} with a current limitation of I _{Class} _LIM	33.2.7	Only for a pairset with a valid detection signature	<u>M</u>	<u>Yes []</u>
<u>PSE40</u>	<u>Polarity</u>	33.2.7	Defined the same as V _{Port_PSE-2P} - as shown in 33.2.4	<u>M</u>	<u>Yes []</u>
PSE41	Timing specifications	33.2.7	Defined in Table 33-15	M	<u>Yes []</u>
PSE21	Classification permutations	33.2.7	Meet one allowable permutation in Table 33–13	M	Yes []
PSE42 PSE22	Type 1 PSE does not implement Physical Layer classification	33.2.7	Assign all PDs to Class 0	PSET1: M	Yes [] N/A []
<u>PSE43</u>	<u>Type 2 PSE successful detec-</u> <u>tion</u>	33.2.7	Subsequently perform classifica- tion using at least one of the fol- lowing: Multiple-Event Physical Layer classification; Multiple- Event Physical Layer classifica- tion and Data Link Layer classi- fication; or Single-Event Physical Layer classification and Data Link Layer classification	PSET2: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE44</u>	<u>Type 3 and Type 4 PSE suc-</u> cessful detection	33.2.7	Subsequently perform classifica- tion using at least one of the fol- lowing: Multiple-Event Physical Layer classification; Multiple- Event Physical Layer classifica- tion and Data Link Layer classi- fication	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE45</u>	<u>Type 3 and Type 4 PSEs that</u> will deliver 4-pair power attached to dual-signature PD	33.2.7	Classify both pairsets	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE46 PSE23	Type 1 PSE failure to complete classification	33.2.7	Return to IDLE state or assign PD to Class 0	PSET1: M	Yes [] N/A []
PSE24 PSE47	Type 2- <u>, Type3, and Type4</u> PSE <u>s-that</u> fail ure to complete classification	33.2.7	Return to IDLE state	PSET2: M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes [] N/A []
<u>PSE48</u>	PSE connected to dual-signa- ture PD	33.2.7	Treat the requested power over each pairset independently	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE25 PSE49	Provide V _{Class} for Single- Event Physical Layer classifi- cation	33.2.7.1	Limited to I _{Class_LIM} as defined by Table 33–15	<u>S</u> +EPLC :M	Yes [] N/A []
PSE26 PSE50	Classification polarity for Single-Event Physical Layer classification	33.2.7.1	Same as V _{Port_PSE}	<u>S</u> +EPLC :M	Yes [] N/A []
PSE27 PSE51	Classification timing for Single-Event Physical Layer classification	33.2.7.1	In accordance with T _{pdc} in Table 33–15	<u>S</u> +EPLC :M	Yes [] N/A []
PSE28 PSE52	Measurement result of Single- Event Physical Layer classifi- cation I_{Class}	33.2.7.1	Classify PD according to observed current based on Table 33–14	<u>S</u> ‡EPLC :M	Yes [] N/A []
PSE29 PSE53	Measurement timing of Single- Event Physical Layer classifi- cation I_{Class}	33.2.7.1	Measurement taken after the minimum relevant class event timing in Table 33–15	<u>S</u> +EPLC :M	Yes [] N/A []
PSE30 PSE54	Class 4 result for Single-Event Physical Layer classification with a Type 1 PSE	33.2.7.1	Assign the PD to Class 0	PSET1: M	Yes [] N/A []
PSE31 PSE55	Type 1 PSE Single-Event Physical Layer classification if I _{Class} is in the range of I _{Class_LIM}	33.2.7.1	Return to IDLE state or assign PD to Class 0	PSET1: M	Yes [] N/A []
PSE32 PSE56	Type 2 PSE Single-Event Physical Layer classification if I_{Class} is in the range of I_{Class_LIM}	33.2.7.1	Return to IDLE state	PSET2: M	Yes [] N/A []
<u>PSE57</u>	Type 2 PSE class and mark events	<u>33.2.7.2</u>	Provide a maximum of two class events and two mark events	MEPLC: <u>M</u> <u>PSET2:</u> M	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE58</u>	<u>Type 3 PSE class and mark</u> events	<u>33.2.7.2</u>	Provide a maximum of four class events and four mark events for single-signature PDs and a maxi- mum of three class events and three mark events on each pairset for dual-signature PDs unless a class reset event clears the class and mark event counts	MEPLC: <u>M</u> <u>PSET3:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE59</u>	Type 4 PSE class and mark events	33.2.7.2	Provide a maximum of five class events and five mark events for single-signature PDs and a maxi- mum of four class events and four mark events on each pairset for dual-signature PDs unless a class reset event clears the class and mark event counts	<u>MEPLC:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE60</u>	Classification timing in the CLASS_EV1 state for Type 1 PSEs	<u>33.2.7.2</u>	In accordance with T _{pdc}	<u>MEPLC:</u> <u>M</u> <u>PSET1:</u> <u>M</u>	<u>Yes []</u> N/A []
<u>PSE61</u>	Classification timing in the CLASS_EV1 state for Type 2 PSEs	33.2.7.2	In accordance with T _{CLE1}	<u>MEPLC:</u> <u>M</u> <u>PSET2:</u> <u>M</u>	<u>Yes []</u> N/A []
<u>PSE62</u>	Classification timing in the CLASS_EV1_LCE_PRI, CLASS_EV1_LCE_SEC, CLASS_EV1_LCE_RESET PRI, or CLASS_EV1_L- CE_RESET_SEC_states for Type 3 and Type 4 PSEs	33.2.7.2	In accordance with T _{LCE}	MEPLC: M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE63</u>	Total timing in the CLASS_EV1_LCE and CLASS_EV1_AUTO states for Type 3 and Type 4 PSEs	33.2.7.2	In accordance with T _{LCE}	MEPLC: M PSET3: M PSET4: M	<u>Yes []</u> N/A []
<u>PSE64</u>	<u>Measure I_{Class} in the</u> <u>CLASS_EV1_AUTO state</u>	33.2.7.2	<u>After T_{Class ACS} referenced</u> from the application of the first class event, to determine if the PD will perform Autoclass	MEPLC: <u>M</u> <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE65</u>	In the CLASS_EV2, CLASS_EV2_PRI, or CLASS_EV2_SEC states	<u>33.2.7.2</u>	$\frac{Provide V_{Class} \text{ to the PI or pair-}}{set, subject to the T_{CLE2} timing}$	<u>MEPLC:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE66</u>	In the CLASS_EV3, CLASS_EV3_PRI, CLASS_EV3_SEC, CLASS_EV4, CLASS_EV4 PRI, CLASS_EV4_SEC, or CLASS_EV5 states,	33.2.7.2	<u>Provide V_{Class} to the PI or pair-</u> set, subject to the T_{CLE3} timing specification	MEPLC: M	<u>Yes []</u> N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE67</u>	<u>Measure I_{Class} in all CLASS</u> states except CLASS_EV1_AUTO	<u>33.2.7.2</u>	<u>After T_{Class}</u>	<u>MEPLC:</u> <u>M</u>	<u>Yes []</u> N/A []
<u>PSE68</u>	In the MARK_EV1, MARK_EV1_PRI, MARK_EV1_SEC, MARK_EV2_PRI, MARK_EV2_SEC, MARK_EV3, MARK_EV3 PRI, MARK_EV3_SEC, or MARK_EV4 states	<u>33.2.7.2</u>	<u>Provide V_{Mark} to the PI or pair- set, subject to the T_{ME1} timing specification</u>	MEPLC: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE69</u>	In the MARK_EV2 state for Type3 or Type 4 PSEs	33.2.7.2	Provide V _{Mark} to the PI or pair- set, subject to T _{ME1} timing speci- fications	<u>MEPLC:</u> <u>M</u> <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE70</u>	In the MARK_EV2 state for Type 2 PSEs	<u>33.2.7.2</u>	<u>Provide V_{Mark} to the PI or pair-</u> set, subject to T _{ME2} timing speci- <u>fications</u>	<u>MEPLC:</u> <u>M</u> <u>PSET2:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE71</u>	In the MARK_EV_LAST, MARK_EV_LAST_PRI, or MARK_EV_LAST_SEC for Type 3 or Type 4 PSEs	33.2.7.2	<u>Provide V_{Mark} to the PI or pair- set, subject to T_{ME2} timing speci- fications</u>	MEPLC: M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE72</u>	I <u>Class measured equal to or</u> greater than I _{Class LIM} min for Type 2, Type3, or Type 4 PSEs	33.2.7.2	Return to the IDLE state	MEPLC: <u>M</u> PSET2: <u>M</u> PSET3: <u>M</u> PSET4: <u>M</u>	Yes [] <u>N/A []</u>
<u>PSE73</u>	Class event currents	<u>33.2.7.2</u>	<u>Limit to I_{Class_LIM}</u>	MEPLC: M PSET2: M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE74</u>	Mark event currents	33.2.7.2	<u>Limit to I_{Mark_LIM}</u>	MEPLC: <u>M</u> PSET2: <u>M</u> PSET3: <u>M</u> PSET4: <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE75</u>	<u>Class event and mark event</u> voltages polarity	<u>33.2.7.2</u>	Same as defined for V _{Port_PSE-2P} in 33.2.4	MEPLC: M	<u>Yes []</u> N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE76</u>	Transition to the POWER_ON state after completion of Multi- ple-Event Physical Layer clas- sification	<u>33.2.7.2</u>	Without allowing the voltage at the PI or pairset to go below VMarkmin, unless in the CLASS_RESET_PRI or CLASS_RESET_SEC states	<u>MEPLC:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE77</u>	PSE returns to IDLE state	<u>33.2.7.2</u>	$\frac{\text{Maintain the PI voltage at V}_{\text{Reset}}}{\text{for a period of at least T}_{\text{Reset}} \frac{\text{min}}{\text{before starting new detection}}$	<u>MEPLC:</u> <u>M</u>	<u>Yes []</u> N/A []
<u>PSE78</u>	In the CLASS_RESET_PRI or CLASS_RESET_SEC state	<u>33.2.7.2</u>	$\frac{\text{Maintain the PI or pairset voltage}}{\text{at } V_{\text{Reset}} \text{ for a period of at least}}$ $\frac{T_{\text{Reset}} \text{min}}{T_{\text{Reset}} \text{min}}$	<u>MEPLC:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE79</u>	Type 3 or Type 4 PSE con- nected to a dual-signature PD, implementing 4PID based on classification and enabled for only one class event	33.2.7.2	Issue an initial three classifica- tion events to determine the Type of the connected PD, then transi- tion to either the CLASS_RE- SET_PRI or CLASS_RESET_SEC state	<u>MEPLC:</u> <u>M</u> <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE33	In the CLASS_EV1 and CLASS_EV2 states, provide ↓	33.2.7.2	As defined in Table 33–15	2EPLC: M	Yes [] N/A []
PSE34	Classification timing in CLASS_EV1 state	33.2.7.2	In accordance with T _{CLE1} -in- Table 33-15	2EPLC: M	Yes [] N/A []
PSE35	In the CLASS_EV1 and CLASS_EV2 states, measure- ment result I _{Class}	33.2.7.2	Classify PD according to Table 33–14	2EPLC: M	Yes [] N/A []
PSE36	In the MARK_EV1 and MARK_EV2 states, provide- V _{Mark}	33.2.7.2	In accordance with Table 33–15	2EPLC: M	Yes [] N/A []
PSE37	Classification timing in MARK_EV1	33.2.7.2	In accordance with T _{MEI} in Table 33–15	2EPLC: M	Yes [] N/A []
PSE38	Classification timing in CLASS_EV2 state	33.2.7.2	In accordance with T _{CLE2} in Table 33–15	2EPLC: M	Yes [] N/A []
PSE39	Classification timing in MARK_EV2 state	33.2.7.2	In accordance with T _{ME2} in Table 33–15	2EPLC: M	Yes [] N/A []
PSE40	Type 2 PSE 2-Event Physical- Layer classification if I _{Class} is- greater than or equal to- I _{Class_LIM} min	33.2.7.2	Returns to IDLE state	2 EPLC: M	Yes [] N/A []
PSE41	Current limitation during class- events	33.2.7.2	Meet I _{Class_LIM}	2EPLC: M	Yes [] N/A []
PSE42	Current limitation during mark- events	33.2.7.2	Meet I _{Mark_LIM}	2EPLC: M	Yes [] N/A []
PSE43	Measurement timing of 2-Event Physical Layer- classification I _{Class}	33.2.7.2	Taken after the minimum relevant class event timing in Table 33–15	2EPLC: M	Yes [] N/A []
PSE44	Class event and mark event- voltages polarity	33.2.7.2	Same as V _{Port_PSE}	2EPLC: M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
PSE45	Voltage level at PI when transition to POWER_ON- state	33.2.7.2	Completes 2-Event- classification and transitions to- POWER_ON with PI voltage- greater than or equal to- V _{Mark} min	2EPLC: M	Yes [] N/A []
PSE46	Return to IDLE state	33.2.7.2	Maintains PI voltage at V _{Reset} for- at least T _{Reset} min before starting new detection cycle	2EPLC: M	Yes [] N/A []
<u>PSE80</u>	<u>Connected PD requests Auto-</u> class during classification	<u>33.2.7.3</u>	Measure P _{Autoclass}	<u>PSEAC:</u> <u>M</u>	<u>Yes []</u> N/A []
<u>PSE81</u>	Power consumption	<u>33.2.7.3</u>	Defined as the highest average power measured throughout the period bounded bt T _{AUTO_PSE1} - and T _{AUTO_PSE2}	<u>PSEAC:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE47 PSE82	Power supply output	<u>33.2.8</u>	When the PSE provides power to the PI, conforms with Table 33– 17	М	Yes []
PSE48 PSE83	Load regulation	33.2.8.1	Met with (I_{Hold} max × $V_{Port_PSE_{-}}$ <u>2P</u> min) to $\frac{P_{Type} minmaximum}{PSE's assigned}$ <u>Class</u> load step at a rate of change of at least 15 mA/µs max	М	Yes []
PSE49 PSE84	Voltage transients	33.2.8.1	Limited to 3.5 V/µs max for load changes up to 35 mA/µs	М	Yes []
<u>PSE85</u>	Type 3 or Type 4 PSE that has assigned Class 5 to 8 to a sin- gle-signature PD	33.2.8.1	<u>Apply power to both pairsets</u> while in the POWER_ON state	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> N/A []
PSE50 PSE86	Voltage transients (30 µs to 250 µs) for Type 2, Type 3, and Type4 PSEs	33.2.8.2	No less than K_{Tran_lo} below $V_{Port_PSE_{-2P}}$ min and meet requirements of 33.2.8.7.	PSET2: M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes []
PSE51 PSE87	Voltage transients (greater than 250 µs)	33.2.8.2	Meet V_{Port_PSE-2P} specification	М	Yes []
PSE52 PSE88	Power feeding ripple and noise	33.2.8.3	Met for common-mode and/or pair-to-pair noise values for power outputs from $(I_{Hold} \max \times V_{Port_PSE} \min)$ to $P_{Type} \min the-maximum power_per the PSE's assigned Class forPSEs_at static operatingV_{Port_PSE-2P}$	М	Yes []
<u>PSE89</u>	PSE to source	<u>33.2.8.4</u>	I _{Con-2P} as specified in Equation 33-7	<u>M</u>	<u>Yes []</u>
PSE53 PSE90	AC current waveform parameters	33.2.8.4	I _{Peak} minimum equals Equation (33-12)(Equation-33-9), IPeak- 2P-unb (Equation 33-10), and IPeak-2P (Equation 33-13) mini- mum for T _{CUT} minimum and 5% duty cycle minimum.	М	Yes []

Copyright © 2016 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE91</u>	<u>R_{PSE_max} and R_{PSE_min}</u>	33.2.8.4.1	To conform with Equation 33-14	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE92</u>	Measuring R _{PSE_max} - R _{PSE_min} and I _{Con-2P-unb}	33.2.8.4.1	According to tests described in the normative Annex33B	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE93</u>	Reach POWER_ON state on both pairsets for Type 3 and Type 4 PSEs that have assigned Class 5 to 8 to a sin- gle-signature PD	33.2.8.5	Within Tinrush-2P max, starting with the first pairset transitioning into the POWER_UP state, and where the second pairset transi- tions to POWER_UP anytime within this time period	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE54 PSE94	Inrush current limit _{Inrush-2P-} and I _{Inrush} limits during POW- ER_UP state	33.2.8.5	PSE limits the maximum current- sourced at the PIPer the require- ments of Table 33-17	М	Yes []
PSE55 PSE95	Inrush current template	33.2.8.5	Current sourced does not exceed the <u>PSEper-pairset</u> inrush tem- plate in Figure 33–26 and Equation 33- <u>15</u>	М	Yes []
<u>PSE96</u>	Minimum Inrush requirements for Type 4 PSEs connected to a single-signature PD	33.2.8.5.1	As specified in 33.2.8.5.1	<u>PSET4:</u> <u>O</u>	<u>Yes []</u> N/A []
<u>PSE97</u>	Minimum Inrush requirements for Type 4 PSEs connected to a dual-signature PD	<u>33.2.8.5.1</u>	As specified in 33.2.8.5.1	<u>PSET4:</u> <u>O</u>	<u>Yes []</u> N/A []
PSE56 PSE98	Short circuit condition	33.2.8.7	Remove power from PI before- I _{PSEUT} is exceeded. Equation (33 17) and Figure 33 14.a pair- set of the PSE before the pairset current exceeds the "PSE upper- bound template" in Figure 33-27, Figure 33-28, and Figure 33-29	М	Yes []
PSE57 PSE99	Short circuit current and time	33.2.8.7	In accordance with I_{LIM-2P} and T_{LIM-2P} in Table 33–17	М	Yes []
PSE58 PSE10 0	Short circuit power removal	33.2.8.7	Begins within T _{LIM-2P} in Table 33–17	М	Yes []
PSE59 PSE10 1	Turn off time	33.2.8.8	Applies to the discharge time from V_{Port_PSE-2P} to V_{Off} with a test resistor of 320 k Ω attached to the <u>PIpariset</u> .	М	Yes []
PSE60 PSE10 2	Turn off voltage	33.2.8.9	Applies to the PI voltage in the IDLE state	М	Yes []
PSE61 PSE10 <u>3</u>	Current <u>Intra-pair-current</u> unbalance	33.2.8.11	Applies to the two conductors of a power pair over the current load range in accordance with I _{unb} in Table 33–17.	М	Yes []

Item	Feature	Subclause	Value/Comment	Status	Support
PSE62 PSE10 <u>4</u>	Type 2 <u>. Type 3, and Type 4</u> Endpoint PSEs transmitting <u>100BASE-TX</u> in the presence of $(I_{unb} / 2)$	33.2.8.11	Meet the requirements of 25.4.5	PSET2: M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes []
<u>PSE10</u> <u>5</u>	Type 4 PSE source power	33.2.8.12	Not more than PType max as specified in Table 33-17 calcu- lated with a sliding window with a width of up to 4 seconds	<u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE10</u> <u>6</u>	Reach POWER ON state when connected to a single- signature PD for Type 3 and Type 4 PSEs	33.2.8.13	Within T _{pon} after completing detection on the last pairset	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE10</u> Z	<u>PSE with less than Class 3</u> <u>power available and con-</u> <u>nected to PD requesting more</u> <u>than the available power</u>	33.2.9	Not to initiate power provision to one or both pairsets	M	<u>Yes []</u>
PSE63 PSE10 <u>8</u>	Power allocation	33.2.9	Not be based solely on historical data of power consumption of the attached PD	PA:M	Yes [] N/A []
<u>PSE10</u> <u>9</u>	MPS for Type1 and Type 2 PSEs	33.2.10.1	Monitor DC MPS component, AC MPS component, or both	<u>PSET1:</u> <u>M</u> <u>PSET2:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE11</u> <u>0</u>	MPS for Type3 and Type 4 PSEs	33.2.10.1	Monitor only DC MPS compo- nent	<u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
PSE64 PSE11 1	PSE monitoring AC MPS component	33.2.10.1.1	Meets "AC Signal parameters" and "PSE PI voltage during AC disconnect detection" parame- ters in Table 33–18	AC:M	Yes [] N/A []
PSE65 PSE11 2	PSE AC MPS component pres- ent	33.2.10.1.1	When AC impedance at the PI is equal to or lower than $ Z_{ac1} $ in Table 33–18	AC:M	Yes [] N/A []
PSE66 PSE11 <u>3</u>	PSE AC MPS component absent	33.2.10.1.1	When AC impedance at the PI equal to or greater than $ Z_{ac2} $ in Table 33–18	AC:M	Yes [] N/A []
PSE67 PSE11 <u>4</u>	Power removal	33.2.10.1.1	When AC MPS has been absent for a time duration greater than T_{MPDO}	AC:M	Yes [] N/A []
<u>PSE11</u> <u>5</u>	PSE DC MPS component requirements	33.2.10.1.2	Use the applicable IHold, IHold- <u>2P, TMPS, and TMPDO values</u> as defined in Table 33-17 depending on the connected PD's Type and whether it is single-sig- nature or dual-signature	DC:M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
PSE68 PSE11 <u>6</u>	PSE DC MPS component pres- ent for a PSE powering a PD over a single pairset	33.2.10.1.2	I_{Port} is greater than or equal to $I_{Hold-2P}$ max for at least T_{MPS} min as specified in Table 33–17	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes [] N/A []
<mark>РЅЕ69</mark> <u>РЅЕ11</u> <u>7</u>	PSE-DC MPS component absent for a PSE powering a PD over a single pairset	33.2.10.1.2	I _{Port} is less than or equal to I _{Hold} <u>2P</u> min as specified in Table 33–17	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes [] N/A []
PSE70 PSE11 <u>8</u>	Power removal for a PSE pow- ering a PD over a single pairset	33.2.10.1.2	When DC MPS has been absent for a time duration greater than T_{MPDO}	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes [] N/A []
PSE71 PSE11 <u>9</u>	Not remove power <u>for a PSE</u> poweing a PD over a single pairset	33.2.10.1.2	When the DC current is greater than or equal to I _{Hold} max contin- uously for at least T _{MPS} every_ <u>MPS-has been present within the</u> T _{MPS} + T _{MPDO} <u>window</u>	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	Yes [] N/A []
<u>PSE12</u> <u>0</u>	DC MPS component present for Type 3 or Type 4 PSEs powering a single-signature PD over both pairsets	33.2.10.1.2	$\frac{I_{Port-2P} \text{ of the pairset with the}}{highest current is greater than or equal to I_{Hold-2P} max and the sum of I_{Port-2P} of both pairsets of the same polarity is greater than or equal to I_{Hold} max continuously for a minimum of T_{MPS}$	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>1</u>	DC MPS component absent for Type 3 or Type 4 PSEs power- ing a single-signature PD over both pairsets	33.2.10.1.2	<u>I_{Port-2P} of the pairset with the</u> highest current is less than or equal to I _{Hold-2P} min and the sum of I _{Port-2P} of both pairsets of the same polarity is less than or equal to I _{Hold} min	<u>DC:M</u> <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>2</u>	Power removal for Type 3 or Type 4 PSEs powering a sin- gle-signature PD over both pairsets	33.2.10.1.2	When DC MPS has been absent for a time duration greater than \underline{T}_{MPDO}	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>3</u>	Not remove power for Type 3 or Type 4 PSEs powering a single-signature PD over both pairsets	33.2.10.1.2	$\frac{\text{When the DC MPS has been}}{\text{present within the}}$ $\frac{T_{\text{MPS}} + T_{\text{MPDO}}}{\text{window}}$	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>4</u>	DC MPS component for Type 3 and Type 4 PSEs powering a dual-signature PD	33.2.10.1.2	<u>Considered to be present or</u> <u>absent on each pairset inde-</u> <u>pendently</u>	DC:M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>5</u>	DC MPS component present on a pairset for Type 3 and Type 4 PSEs powering a dual- signature PD	33.2.10.1.2	I _{Port-2P} is greater than or equal to I _{Hold-2P} max continuously for a minimum of T _{MPS}	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PSE12</u> <u>6</u>	DC MPS component absent for Type 3 and Type 4 PSEs pow- ering a dual-signature PD	33.2.10.1.2	I <u>Port-2P</u> is less than or equal to I _{Hold-2P} min	DC:M <u>PSET3:</u> <u>M</u> <u>PSET4:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>7</u>	Power removal for Type 3 and Type 4 PSEs powering a dual- signature PD	33.2.10.1.2	$\frac{\text{When DC MPS has been absent}}{\text{for a time duration greater than}}$ $\frac{T_{\text{MPDO}}}{T_{\text{MPDO}}}$	DC:M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>
<u>PSE12</u> <u>8</u>	Not remove power for Type 3 and Type 4 PSEs powering a dual-signature PD	33.2.10.1.2	<u>When the DC MPS has been</u> present on both pairsets within the $T_{MPS} + T_{MPDO}$ window	DC:M PSET3: M PSET4: M	<u>Yes []</u> <u>N/A []</u>

33.8.3.3 Powered devices

Item	Feature	Subclause	Value/Comment	Status	Support
PD1	Accept power for Type 1 and Type 2 PDs	33.3.1	On either set of PI conductor- spairset	<u>PDT1:</u> M PDT2:M	Yes [] <u>N/A []</u>
<u>PD2</u>	Accept power for Type 3 and Type 4 PDs	<u>33.3.1</u>	On either pairset and on both	PDT3:M PDT4:M	<u>Yes []</u> N/A []
PD3 PD2	Polarity insensitive <u>for single-</u> signature PDs with a power demand lower or equal to <u>Class 4</u>	33.3.1	Both Mode A and Mode B per Table 33–19	М	Yes []
PD4 PD3	Source power	33.3.1	The PD does not source power on its PI	М	Yes []
<u>PD5</u> PD4	Voltage tolerance	33.3.1	Withstand 0 V to 57 V at the PI indefinitely without perma- nent damage	М	Yes []
PD5	Underpowered Type 2 PD	33.3.2	If PD does not successfully- observe 2 Event Physical- Layer classification or Data- Link Layer classification, con- forms to Type 1 PD power- restrictions and provides the- user with an active indication- if underpowered	PDT2:M	Yes [] N/A []
PD6	Current unbalance	33.3.2	Type 2 PDs meet the require- ments of 25.4.5 in presence of (I _{unb} /2)	PDT2:M	Yes [] N/A []
PD6 PD7	<u>Type 1 and Type 2</u> PD behavior	33.3.3	According to state diagram shown in <u>Figure 33-31</u> Figure 33-32	<u>PDT1:</u> M PDT2:M	Yes [] <u>N/A []</u>
<u>PD7</u>	Single-signature Type 3 and Type 4 PD behavior	<u>33.3.3</u>	According to state diagram shown in Figure 33-32	PDT3*PD SS:M PDT4*PD SS:M	<u>Yes []</u> <u>N/A []</u>
<u>PD8</u>	Dual-signature Type 3 and Type 4 PD behavior	33.3.3	According to state diagram shown in Figure 33-33	PDT3*PD DS:M PDT4*PD DS:M	<u>Yes []</u> <u>N/A []</u>
PD9 PD8	Valid and non-valid detection signatures	33.3.4	Presented between positive V_{PD} and negative V_{PD} on each set of pairs defined in 33.3.1	М	Yes []
<u>PD10</u> PD9	Non-valid detection signature- Type 1, Type 2, or single-sig- nature Type 3 or Type 4 PD powered over only one pairset	33.3.4	When powered, present an- invalid signature on the set of- pairs not drawing powerPre- sent a nonvalid detection sig- nature on the unpowered pairset	PDT1:M PDT2:M PDT3*PD SS:M PDT4*PD SS:M	<u>Yes []</u> <u>N/A [</u>] Yes []
<u>PD11</u>	Type 3 and Type 4 dual signa- ture PD powered over only one pairset	33.3.4	Present a valid detection signa- ture over the unpowered pair- set	PDT3*PD DS:M PDT4*PD DS:M	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Suppor
<u>PD12</u> PD10	Valid detection signature	33.3.4	Characteristics defined in Table 33–21	М	Yes []
<u>PD13</u> PD11	Non-valid detection signature	33.3.4	Exhibit one or both of the characteristics described in Table 33–22	М	Yes []
<u>PD14</u>	<u>Type 3 and Type 4 dual-signa-</u> <u>ture PD presents valid detec-</u> <u>tion signature</u>	33.3.5	As defined in Table 33-21 on: <u>Mode A regardless of any volt-</u> <u>age applied to Mode B</u> <u>between 0Vand 57V, and Mode</u> <u>B regardless of any voltage</u> <u>applied to Mode A between 0V</u> <u>and 57V</u>	PDT3*PD DS:M PDT4*PD DS:M	<u>Yes []</u> N/A []
<u>PD15</u>	Present valid detection signa- ture on Mode A for single-sig- nature PDs	33.3.5	When no voltage or current is applied to Mode B	PDSS:M	<u>Yes []</u> <u>N/A []</u>
<u>PD16</u>	Present invalid detection sig- nature on Mode A for single- signature PDs	33.3.5	When any voltage between 10.1V and 57V is applied to Mode B	PDSS:M	<u>Yes []</u> N/A []
<u>PD17</u>	Maximum power drawn across all input voltages and opera- tional modes for Type 3 and Type 4 PDs	33.3.6	In accordance with the adver- tised Class during Physical Layer classification of the PD	PDT3:M PDT4:M	<u>Yes []</u> N/A []
<u>PD18</u>	Physical Layer classification	33.3.6	Mandatory for PDs	M	<u>Yes []</u>
<u>PD19</u>	Multiple-Event classification	<u>33.3.6</u>	Mandatory for Type 2, Type 3, and Type 4 PDs	PDT2:M PDT3:M PDT4:M	<u>Yes []</u> <u>N/A []</u>
<u>PD20</u>	DLL classification	33.3.6	Mandatory for Type 2, Type 3 Class 4 to 6, Type 4, and dual- signature PDs	PDT2:M PDT3:M PDT4:M PDDS:M	<u>Yes []</u> <u>N/A []</u>
<u>PD21</u>	<u>Underpowered Type 2, Type 3, and Type 4 PDs</u>	33.3.6	If PD does not successfully observe a Multiple-Event Physical Layer classification or Data Link Layer classifica- tion, conform to Type 1 PD power restrictions and provide the user with an active indica- tion if underpowered	PDT2:M PDT3:M PDT4:M	<u>Yes []</u> <u>N/A []</u>
PD12	PD classifications	33.3.6	Meets at least one permutation- listed in Table 33-13	PDCL:M	Yes []
<u>PD22</u> PD13	PD implementing <u>2-EventMul-</u> <u>tiple-Event</u> -class signature	33.3.6.1	Returns Class 4 class sig A in accordance with the maximum power draw, P _{Class PD} , as specified in Table 33-24 and thte responses specified in Table 33-24	PDCL2:M PDCLM: <u>M</u>	Yes [] N/A []
PD23 PD14	Type 2 PD classification behavior	33.3.6.1	Conforms to electrical specifications in Table 33–26	PDT2:M	Yes [] N/A []
<u>PD24</u> PD15	Classification signature	33.3.6.1	As defined in Table 33–23	PDCL:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PD25</u> PD16	Classification signature	33.3.6.1	One classification signature during classification	PDCL:M PDT1:M PDT2:M	Yes [] N/A []
PD17	2-Event class signature	33.3.6.2	Class 4 in accordance with the maximum power draw as spec- ified in Table 33 - 28	PDCL2:M	Yes [] N/A []
<u>PD26</u>	Multiple-Event Physical Layer classification during DO CLASS_EVENT1 and DO CLASS_EVENT2 states	<u>33.3.6.2</u>	Present class_sig_A as defined in Table 33-24 and Table 33-25	<u>PDCLM:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD27</u>	Multiple-Event Physical Layer classification during the DO CLASS_EVENT3, DO CLASS_EVENT4, DO_CLASS_EVENT5, and DO_CLASS_EVENT6 states	33.3.6.2	Present class_sig_B as defined in Table 33-24 and Table 33-25	<u>PDCLM:</u> <u>M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD28</u>	Multiple-Event Physical Layer classification during DO CLASS_EVENT_AUTO state	33.3.6.2	Present class_sig_0 as defined in 33.3.6.3	<u>PDCLM:</u> <u>M</u>	<u>Yes []</u> N/A []
<u>PD29</u> PD18	2-EventMultiple-Event-class signature behavior	33.3.6.2	As defined in Table 33–26	PDCL2:M PDCLM: M	Yes [] N/A []
<u>PD30</u> PD19	Type 2 <u>-Type 3, and Type 4</u> PD electrical requirements	33.3.6.2	As defined by Table 33–28 of the Type defined in its pse_power_ <u>typelevel</u> state variable	PDT2:M PDT3:M PDT4:M	Yes [] N/A []
<u>PD31</u>	Class signature for dual-signa- ture PDs	<u>33.3.6.2</u>	Advertise on each pairset cor- responding with Class 1, 2, 3, 4, or 5 as defined in Table 33- 25	<u>PDDS:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD32</u>	<u>Type 3 or Type 4 dual-signa-</u> <u>ture PD powered over only one</u> <u>pairset</u>	<u>33.3.6.2</u>	Present a valid classification signature on the unpowered pairset	PDT3*PD DS:M PDT4*PD DS:M	<u>Yes []</u> <u>N/A []</u>
<u>PD33</u>	Short MPS PD	33.3.6.2	<u>Set short_mps to TRUE if the</u> first class event is longer than T _{LCE_PD} max	<u>PDS-</u> <u>MPS:M</u>	<u>Yes []</u> N/A []
<u>PD34</u> PD20	Mark event current and 2- EventMulitple-Event class sig- nature	33.3.6.2.1	Draw I _{Mark} and present a non- valid detection signature as defined in Table 33–22	PDCL2:M PDCLM: M	Yes [] N/A []
<u>PD35</u> PD21	Mark event current limits	33.3.6.2.1	Not exceed I_{Mark} when voltage at the PI enters V_{Mark} as defined in Table 33–26	PDCL2:M PDCLM: <u>M</u>	Yes [] N/A []
PD36 PD22	PD current draw	33.3.6.2.1	I _{Mark} until the PD transitions fromwhen-in DO_MARK_EVENT state to the IDLE state	PDCL2:M PDCLM: <u>M</u>	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PD37</u>	Responding to Physical Layer Classification for Autoclass PDs	<u>33.3.6.3</u>	As specified in 33.3.6.1 and 33.3.6.2 with the exception that the PD shall change its current during the first class event to class signature '0' no earlier than T_{ACS} min and no later than T_{ACS} max, as defined in Table 33-27	PDAC:M	Yes [] <u>N/A []</u>
<u>PD38</u>	After power up for Autoclass PDs	33.3.6.3	$\frac{\text{Draw its highest required}}{\text{power, P}_{Autoclass PD}, subject to}$ $\frac{P_{Class PD}, throughout the}{\text{period bounded by T}_{AUO PD1}, measured}$ $\frac{\text{and T}_{AUTO PD2}, measured}{\text{from when V}_{Port PD}, min}$	PDAC:M	<u>Yes []</u> <u>N/A []</u>
<u>PD39</u>	Power draw for Autoclass PDs	<u>33.3.6.3</u>	Not more than the power con- sumed during the time from $T_{AUO PD1}$ to $T_{AUTO PD2}$ at any point until $V_{Port PD}$ falls below $V_{Reset th}$ unless the PD suc- cessfully negotiates a higher power level, up to the adver- tised Physical Layer classifica- tion, through Data Link Layer classification as define in 33.6	PDAC:M	<u>Yes []</u> <u>N/A []</u>
<u>PD40</u> PD23	PSE identification	33.3.7	Identify as-Type 1 or Type 2- <u>a</u> Type lower or equal to its own Type(see Figure 33-32)	PDT2:M M	Yes []
<u>PD41</u> PD24	PD power supply	33.3.8	Operate within the characteris- tics in Table 33–28	М	Yes []
<u>PD42</u> PD25	PD turn on voltage	33.3.8.1	PD turns on at a voltage less than or equal to V_{On_PD}	М	Yes []
<u>PD43</u> PD26	PD stay on voltage	33.3.8.1	Stay on for all voltages in the range of V_{Port_PD-2P}	М	Yes []
<u>PD44</u> PD27	PD turn off voltage	33.3.8.1	Turn off at a voltage less than $V_{Port PD-2P}$ min and greater than V_{Off_PD-2P}	М	Yes []
<u>PD45</u> PD28	Startup oscillations	33.3.8.1	Shall turn on or off without startup oscillations and within the first trial at any load value	М	Yes []
<u>PD46</u>	Input average power for cer- tain Class6 and Class 8 PDs	33.3.8.2.1	Not to consume power greater than P _{Class} at the PSE PI	<u>WXYZ:M</u>	<u>Yes []</u> N/A []
PD47 PD29	P _{Port_PD} definition for Type 1. Type 2, Type 3 single-signa- ture, and Type 4 single-signa- ture PDs	33.3.8.2.2	When PD is fed by supplied- with $V_{Port_{PDPSE-2P}}$ min to $V_{Port_{PDPSE-2P}}$ max with R_{Ch} (as defined in Table 33–1) in series	MPDT1:MPDT2:MPDT3*PDSS:MPDT4*PDSS:M	Yes [] <u>N/A []</u>
<u>PD48</u>	<u>P_{Port PD-2P} definition for dual-</u> signature PDs	33.3.8.2.2	$\frac{When PD is supplied with}{V_{Port_PSE-2P} min to V_{Port_PSE-2P} max with R_{Ch} (as defined in Table 33-1) in series}$	<u>PDDS:M</u>	<u>Yes []</u> N/A []

Copyright © 2016 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PD49</u> PD30	Type 2-PD input inrush current	33.3.8.3	With pse_power_type state set- to 2 prior to power on, operate- as a Type 1 PD for at least- T _{delay} minDraw less than I _{In-} rush PD and I _{Inrush} PD-2P from T _{Inrush-2P} min until T _{delay-2P} - min	M PDT2: M	Yes [] <mark>N/A []</mark>
<u>PD50</u>	P _{Class PD} and P _{Peak PD} for sin- gle-signature PDs assigned to Class 1, 2, or 3	<u>33.3.8.3</u>	<u>Within T_{Inrush-2P} min as</u> defined in Table 33-17	<u>PDSS:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD51</u>	<u>P_{Class PD-2P} and P_{Peak PD-2P}</u> for dual-signature PDs assigned to Class 1, 2, or 3	33.3.8.3	<u>Within T_{Inrush-2P} min as</u> defined in Table 33-17 on that pairset	<u>PDDS:M</u>	<u>Yes []</u> N/A []
<u>PD52</u>	PD inrush requirements	<u>33.3.8.3</u>	with the PSE behavior described in 33.2.8.5	<u>M</u>	<u>Yes []</u>
<u>PD53</u> PD31	Input inrush current	33.3.8.3	Limited by the PD if $C_{port} \underline{or}$ <u>CPort-2P</u> is greater than or equal to 180 μ F so that Inrush_PD max and In- <u>rush_PD-2P</u> max are metis- satisfied.	М	Yes []
<u>PD54</u> PD32	Peak power for any PD opeart- ing condition, with the excep- tion described in33.3.8.4.1	33.3.8.4	Not to exceed $P_{Class_{PD}}$ max for more than $T_{CUT_{2P}}$ min and 5% duty cycle	М	Yes []
PD55 PD33	Peak operating power	33.3.8.4	Not to exceed P _{Peak-PD} -max	М	Yes []
<u>PD56</u> PD34	RMS, DC, and ripple current	33.3.8.4	Bounded by Equation (33–25)	М	Yes []
<u>PD57</u> PD35	Maximum I _{Port_RMS} for all- <u>PDs except those described in</u> <u>33.3.8.2.1 and 33.3.8.4.1 over</u> <u>the</u> operating V _{Port_PD-2P}	33.3.8.4	Defined by Equation (33–26)	M <u>!WXYZ</u> <u>:M</u>	Yes []
<u>PD58</u>	Peak power for certain Class 6 and Class 8 PDs	33.3.8.4.1	Not to exceed P _{Class} at the PSE PI for more than T _{CUT-2P} min as defined in Table 33-17 and with 5% duty cycle	<u>WXYZ:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD59</u>	<u>Maximum I_{Port_RMS} value</u> over the operating V _{Port_PD-2P} - range	33.3.8.4.1	Defined by Equation 33-27	<u>WXYZ:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD60</u> PD36	Peak transient current	33.3.8.5	Not to exceed 4.70 mA/µs in either polarity	MPDSS: M	Yes [] <u>N/A []</u>
<u>PD61</u>	Peak transient current for dual- signature PDs	<u>33.3.8.5</u>	Not to exceed 4.70 mA/µs in either polarity per pairset	PDDS:M	<u>Yes []</u> <u>N/A []</u>
<u>PD62</u> PD37	Specifications for <u>PI_{PDSSUT}</u>	33.3.8.5	Operate below upperbound template defined in Figure 33–37	<u>PDT1:</u> M <u>PDT2:M</u> <u>PDSS:M</u>	Yes [-] Yes [_] <u>N/A [_]</u>
<u>PD63</u>	Specifications for P _{DSUT}	33.3.8.5	Operate below upperbound template defined in Figure 33- 38	PDDS:M	<u>Yes []</u> <u>N/A []</u>

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PD64</u>	Specifications for P _{SSET}	33.3.8.5	Operate below extended upperbound template defined in Figure 33-39	<u>WXYZ:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD65</u>	Presence of transients at the PSE PI	33.3.8.6	Continue to operate without interruption	M	<u>Yes []</u>
<u>PD66</u>	<u>C_{Port} for single-signature PDs</u>	33.3.8.6	Defined in Table 33-28	PDSS:M	<u>Yes []</u> N/A []
<u>PD67</u>	<u>C_{Port-2P} for dual-signature PDs</u>	33.3.8.6	On each pairset as defined in Table 33-28	PDDS:M	<u>Yes []</u> N/A []
<u>PD68</u>	<u>Type 4 single-signature PDs</u> <u>that draw more than Class 8</u> <u>P_{Class PD}</u>	33.3.8.6	Meet the requirements described in 33.3.8.6 for all values of input capacitance	<u>PDT4*PD</u> <u>SS:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD69</u> PD38	Behavior during transients at the PSE PI	33.3.8.6	As specified in 33.3.8.6	М	Yes []
<u>PD70</u> PD39	Ripple and noise	33.3.8.7	As specified in Table 33–28 for the common-mode and/or differential pair-to-pair noise at the PD PI	М	Yes []
<u>PD71</u> PD40	Ripple and noise specification	33.3.8.7	For all operating voltages in the range defined by $V_{Port_PD_}$ <u>2P</u> in Table 33–28	М	Yes []
<u>PD72</u> PD41	Ripple and noise presence	33.3.8.7	Operates in the presence of rip- ple and noise generated by the PSE that appears at the PD PI	М	Yes []
PD73 PD42	Classification stability	33.3.8.8	Class signature valid within $T_{Class PD}$ and remains valid for the duration of the classification period	М	Yes []
<u>PD74</u> PD43	Backfeed voltage	33.3.8.9	Mode A and Mode B per 33.3.8.9	М	Yes []

I

Item	Feature	Subclause	Value/Comment	Status	Support
<u>PD75</u>	Pair-to-pair unbalance for sin- gle-signature PDs assigned Class 5 or higher	<u>33.3.8.10</u>	Not to exceed I _{Con-2P-unb} for longer than T _{CUT-2P} min as described in 33.3.8.10	<u>PDSS:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD76</u>	Pair-to-pair unbalance for dual-signature PDs	33.3.8.10	Not to exceed I _{Con-2P} for lon- ger than T _{CUT-2P} min as described in 33.3.8.10	<u>PDDS:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD77</u> PD44	Maintain power signaturePD that requires power from the PI	<u>33.3.9</u> 33.3. 8.10	PD providesProvide a valid MPS at the PI- as defined in 33.3.8.10	М	Yes []
<u>PD78</u>	MPS for single-signature PDs	33.3.9	<u>Consist of current draw equal</u> <u>to or above I_{Port MPS} for a</u> <u>minimum duration of T_{MPS_PD}</u> . <u>measured at the PI</u>	PDSS:M	<u>Yes []</u> <u>N/A []</u>
<u>PD79</u>	MPS for dual-signature PDs	33.3.9	$\frac{\text{Consist of current draw equal}}{\text{to or above I}_{\text{Port MPS-2P on}}}$ $\frac{\text{each powered pairset inde-}}{\text{pendently for a minimum dura-}}$ $\frac{\text{tion of T}_{\text{MPS PD}}$ $\frac{\text{measured at}}{\text{the PI}}$	<u>PDDS:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD80</u>	Show input impedance for Type 1, Type 2, or connected to Type 1 or Type 2 PSE PDs	<u>33.3.9</u>	With resistive and capacitive components defined in Table 33-31	<u>PDT1:M</u> <u>PDT2:M</u>	<u>Yes []</u> <u>N/A []</u>
<u>PD81</u>	<u>T_{MPS} measurement for Type 3</u> and Type 4 PDs	33.3.9	With a series resistance repre- senting the worst case cable resistance between the mea- surement point and the PD PI	PDT3:M PDT4:M	<u>Yes []</u> <u>N/A []</u>
<u>PD82</u>	MPS for Autoclass PDs	<u>33.3.9</u>	<u>Use I_{Port MPS} associated with</u> <u>the PD Class asigned by the</u> <u>PSE during Physical Layer</u> <u>classification</u>	PDAC:M	<u>Yes []</u> <u>N/A []</u>
<u>PD83</u> PD45	Powered PDs that nNo longer require power <u>, and identify the</u> PSE as Type 1 or Type 2	33.3.8.10	Remove both components of the Maintain Power Signa- ture the current draw and <u>impedance components of the MPS</u>	М	Yes []
<u>PD84</u>	Powered PDs that no longer require power and identify the PSE as Type 3 or Type 4		Remove the current draw com- ponent of the MPS	<u>M</u>	<u>Yes []</u>

33.8.3.4 Electrical specifications applicable to the PSE and PD

Item	Feature	Subclause	Value/Comment	Status	Suppor
EL1	Conductor isolation	33.4.1	Provided between accessible external conductors including frame ground and all MDI leads	М	Yes []
EL2	Strength tests for electrical isolation	33.4.1	Withstand at least one of the electrical strength tests specified in 33.4.1	М	Yes []
EL3	Insulation breakdown	33.4.1	No breakdown of insulation during electrical isolation tests	М	Yes []
EL4	Isolation resistance	33.4.1	At least 2 M Ω , measured at 500 Vdc after electrical isolation tests	М	Yes []
EL5	Isolation and grounding requirements	33.4.1	Conductive link segments that have different requirements have those requirements provided by the port-to-port isolation of the NID	М	Yes []
EL6	Environment A requirements for multiple instances of PSE and/or PD	33.4.1.1.1	Meet or exceed the isolation requirement of the MAU/PHY with which they are associated	!MID:M	Yes [] N/A []
EL7	Environment A requirement	33.4.1.1.1	Switch more negative conductor	М	Yes [] N/A []
EL8	Environment B requirements for multiple instances of PSE and/or PD	33.4.1.1.2	Meet or exceed the isolation requirement of the MAU/PHY with which they are associated	!MID:M	Yes [] N/A []
<u>EL9</u>	Environment B requirements for PSE that supports 4-pair power	33.4.1.1.2	Switch more negative conduc- tor		<u>Yes []</u> <u>N/A [</u>]
EL10 EL9	Fault tolerance for PIs encom- passed within the MDI	33.4.2	Meet requirements of the appropriate specifying clause	!MID:M	Yes [] N/A []
<u>EL11</u> EL10	Fault tolerance for PSE PIs not encompassed within an MDI	33.4.2	Meet the requirements of 33.4.2	М	Yes [] N/A []
<u>EL12</u> EL11	Common-mode fault tolerance	33.4.2	Each wire pair withstands without damage a 1000 V common-mode impulse applied at $E_{\rm cm}$ of either polarity	М	Yes []
<u>EL13</u> EL12	The shape of the impulse for item common-mode fault tolerance	33.4.2	$0.3/50 \ \mu s$ (300 ns virtual front time, 50 μs virtual time of half value)	М	Yes []
<u>EL14</u> EL13	Common-mode to differential- mode impedance balance for transmit and receive pairs	33.4.3	Exceeds value in Table 33–32 for all supported PHY speeds	М	Yes []

I

Item	Feature	Subclause	Value/Comment	Status	Support
EL15 EL14	Common-mode AC output voltage	33.4.4	Magnitude while transmitting data and with power applied does not exceed 50 mV peak- when operating at 10 Mb/s and 50 mV peak-to-peak when- operating at 100 Mb/s or great- erthe values in Table 33-33 while operating at the specified speed, when measured over the specified bandwidth	М	Yes []
EL15	Frequency range for common- mode AC output voltage measurement	33.4. 4	From 1 MHz to 100 MHz	M	Yes []
EL16	Common-mode AC output voltage measurement	33.4.4	While the PHY is transmitting data, the PSE or PD is operat- ing, and with the enumerated PSE load or PD source	М	Yes []
EL17	Noise from an operating <u>10/</u> <u>100/1000 Mb/s</u> PSE or PD to the differential transmit and receive pairs	33.4.6	Does not exceed 10 mV peak- to-peak measured from 1 MHz to 100 MHz under the conditions specified in 33.4.4	М	Yes []
<u>EL18</u>	Noise from an operating 2.5GBASE-T, 5GBASE-T, or 10GBASE-T PSE or PD to the differential transmit and receive pairs	<u>33.4.6</u>	Does not exceed the require- ments Equation 33-33 under the conditions specified in 33.4.4	<u>M</u>	<u>Yes []</u>
<u>EL19</u> EL18	Return loss requirements	33.4.7	Specified in 14.3.1.3.4 for a 10 Mb/s PHY, in ANSI X3.263:1995 for a 100 Mb/s PHY, and 40.8.3.1 for a 1000 Mb/s PHY	М	Yes []
<u>EL20</u> EL19	100BASE-TX Type 2 <u>-Type 3</u> and Type 4 Endpoint PSE and PD channel unbalance	33.4.8	Meet requirements of Clause 25 in the presence of $(I_{unb}/2)$	М	Yes [] N/A []

33.8.3.5 Electrical specifications applicable to the PSE

Item	Feature	Subclause	Value/Comment	Status	Support
PSEEL1	Short circuit fault tolerance	33.4.2	Any wire pair withstands any short circuit to any other pair for an indefinite amount of time	М	Yes []
PSEEL2	Magnitude of short circuit current	33.4.2	Does not exceed I _{LIM} max	М	Yes []
PSEEL3	Limitation of electromag- netic interference.	33.4.5	PSE complies with applicable local and national codes	М	Yes []
PSEEL4	Alternative A Type 2 Mid- span PSEs that support 100BASE-TX	33.4.8	Enforce channel unbalance currents less than or equal to Type 1 Iunb (see Table 33–17) or meet 33.4.9.2.	MIDA: M	Yes [] N/A []
PSEEL5	Insertion of Midspan at FD	33.4.9	Comply with the guidelines specified in 33.4.9 items a) and b)	MID:M	Yes [] N/A []
PSEEL6	Resulting "channel"	33.4.9	Installation of a Midspan PSE does not increase the length to more than 100 m as defined in ISO/IEC 11801.	MID:M	Yes [] N/A []
PSEEL7	Configurations with Midspan PSE	33.4.9	Not alter transmission require- ments of the "permanent link"	MID:M	Yes [] N/A []
PSEEL8	DC continuity in power injecting pairs	33.4.9	Does not provide DC continu- ity between the two sides of the segment for the pairs that inject power	MID:M	Yes [] N/A []
PSEEL9	Midspan PSE inserted as a "connector" or "telecom outlet"	33.4.9.1	Meet transmission parameters NEXT, insertion loss, and return loss	MID:M	Yes [] N/A []
PSEEL10	Midspan PSE NEXT when operating with 10/100/1000 Mb/s or 2.5GBASE-T	33.4.9.1.1	Meet values detemined by Equation (33–34) from 1 MHz to 100 MHz, but not greater than 65 dB	MID:M	Yes [] N/A []
PSEEL11	Midspan PSE NEXT when operating with 5GBASE-T	<u>33.4.9.1.1</u>	Meet the values determined by Equation 33-34 from 1 MHz to 250 MHz, but not greater than 65 dB	MID:M	Yes [] N/A []
PSEEL12	Midspan PSE NEXT when opearting with 10GBASE-T	33.4.9.1.1	Meet the values determined by Equation 33-35 from 1 MHz to 500 MHz, but not greater than 75 dB	MID:M	Yes [] N/A []
PSEEL13 PSEEL11	Midspan PSE Insertion Loss_ when operating with 10/100/ 1000 Mb/s or 2.5GBASE-T	33.4.9.1.2	Meet values determined by Equation (33–36) from 1 MHz to 100 MHz, but not less than 0.1 dB	MID:M	Yes [] N/A []
PSEEL14	Midspan PSE Insertion Loss when operating at 5GBASE- <u>T</u>	<u>33.4.9.1.2</u>	Meet values determined by Equation (33–36) from 1 MHz to 250 MHz, but not less than 0.1 dB	MID:M	Yes [] N/A []

Copyright © 2016 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

Item	Feature	Subclause	Value/Comment	Status	Support
PSEEL15	Midspan PSE Insertion Loss when operating at 10GBASE-T	<u>33.4.9.1.2</u>	Meet values determined by Equation (33–36) from 1 MHz to 500 MHz	MID:M	Yes [] N/A []
PSEEL16 PSEEL12	Midspan PSE Return Loss_	33.4.9.1.3	Meet or exceed values in Table 33–34 for transmit and receive pairs from 1 MHz to 100 MHz	MID:M	Yes [] N/A []
PSEEL17 PSEEL13	Work area or equipment cable Midspan PSE	33.4.9.1.4	Meet the requirements of this clause and the specifications for a-Category 5 (jumper) cord as specified in ISO/IEC 11801- 2002 or ANSI/TIA-568-C.2- <u>ANSI/TIA/EIA-568-A:1995</u> for insertion loss, NEXT, and return loss for transmit and receive pairs, as defined in <u>Table 33-35</u>	MID:M	Yes [] N/A []
PSEEL18	<u>Midspan PSE maximum link</u> <u>delay</u>	33.4.9.1.5	Not to exceed 2.5 ns from 1 MHz to the highest referenced frequency	<u>MID:M</u>	<u>Yes []</u> N/A []
PSEEL19	Midspan PSE maximum link delay skew	33.4.9.1.5	Not to exceed 1.25 ns from 1 MHz to the highest referenced frequency	<u>MID:M</u>	<u>Yes []</u> <u>N/A []</u>
PSEEL20	<u>Midspan PSE PSANEXT</u> loss for 2.5G/5G/10GBASE- T	33.4.9.1.8	Meet or exceed the values determined using the equations shown in Table 33-36a for all specified frequencies	<u>MID:M</u>	<u>Yes []</u> <u>N/A []</u>
PSEEL21	PSANEXT loss values greater than 67 dB	33.4.9.1.8	Revert to a requirement of 67 dB minimum	<u>MID:M</u>	<u>Yes []</u> N/A []
PSEEL22	<u>Midspan PSE PSAFEXT</u> <u>loss for 2.5G/5G/10GBASE-</u> <u>T</u>	33.4.9.1.8	Meet or exceed the values determined using the equations shown in Table 33-37b for all specified frequencies	<u>MID:M</u>	<u>Yes []</u> <u>N/A []</u>
PSEEL23	PSAFEXT loss values greater than 67 dB	33.4.9.1.8	Revert to a requirement of 67 dB minimum	<u>MID:M</u>	<u>Yes []</u> N/A []
PSEEL24 PSEEL14	Alternative A Midspan PSE signal path requirements	33.4.9.2	Exceed transfer function gain expressed in Equation (33–38) from 0.10 MHz to 1 MHz at the pins of the PI used as 100BASE-TX transmit pins	MIDA: M	Yes [] N/A []
PSEEL25 PSEEL15	Alternative A Midspan PSE signal path requirements bias current	33.4.9.2	Met with DC bias current between 0 mA and $(I_{unb}/2)$	MIDA: M	Yes [] N/A []

Copyright © 2016 IEEE. All rights reserved.

This is an unapproved IEEE Standards draft, subject to change.

33.8.3.6 Electrical specifications applicable to the PD

Item	Feature	Subclause	Value/Comment	Status	Support
PDEL1	PD common-mode test requirement	33.4.4	The PIs that require power terminated as illustrated in Figure 33–44	М	Yes []

33.8.3.7 Management function requirements

Item	Feature	Subclause	Value/Comment	Status	Support
MF1	Management capability	33.5	Access to register definitions defined in 33.5.1 via interface described in 22.2.4 or 45.2 or equivalent	MAN:M	Yes [] N/A []
MF2	PSE registers	33.5.1	Register address 11 for control functions and register address 12 for status functions	MAN:M	Yes [] N/A []
MF3	Register bits latching high (LH)	33.5.1	Remain high until read via the management interface	MAN:M	Yes [] N/A []
MF4	Latching register bit after read	33.5.1	Assumes a value based on the current state of the condition it monitors	MAN:M	Yes [] N/A []
MF5	PSE Control register reserved bits (11.15:68)	33.5.1.1.1	Not affected by writes and return a value of zero when read	MAN:M	Yes [] N/A []
MF6	Data Link Layer classification not supported	33.5.1.1.3	Ignore writes to bit 11.5 and return a value of zero when read	MAN* !DLLC: M	Yes [] N/A []
MF7	Data Link Layer classification supported	33.5.1.1.3	Ignore writes to bit 11.5 and return a value of one when function cannot be disabled	MAN* DLLC: M	Yes [] N/A []
MF8	Enable/disable Data Link Layer classification capability	33.5.1.1.3	Capability enabled by setting bit 11.5 to one and disabled by setting bit 11.5 to zero	MAN* DLLC: M	Yes [] N/A []
MF9	Physical Layer classification not supported	33.5.1.1.4	Ignore writes to bit 11.4 and return a value of zero when read	MAN* !CL:M	Yes [] N/A []
MF10	Physical Layer classification supported	33.5.1.1.4	Ignore writes to bit 11.4 and return a value of one when function cannot be disabled	MAN* CL:M	Yes [] N/A []
MF11	Enable/disable Physical Layer classification	33.5.1.1.4	Function enabled by setting bit 11.4 to one and disabled by setting bit 11.5 to zero	MAN* CL:M	Yes [] N/A []
MF12	Pair Control Ability not supported	33.5.1.1.5	Ignore writes to bits 11.3:2	MAN* !PCA:M	Yes [] N/A []
MF13	Writes to 11.3:2 when Pair Control Ability not supported	33.5.1.1.5	Return the value that reports the supported PSE Pinout Alternative	MAN* !PCA:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
MF14	Bits 11.3:2 set to '01'	33.5.1.1.5	Forces the PSE to use Alternative A	MAN* PCA:M	Yes [] N/A []
MF15	Bits 11.3:2 set to '10'	33.5.1.1.5	Forces the PSE to use Alternative B	MAN* PCA:M	Yes [] N/A []
MF16	Pair control ability bit (12.0)	33.5.1.1.5	A value of one sets the mr_pse_alternative variable	MAN* PCA:M	Yes [] N/A []
MF17	PSE function disabled	33.5.1.1.6	Setting PSE Enable bits 11.1:0 to a '00', also the MDI shall function as it would if it had no PSE function	MAN:M	Yes [] N/A []
MF18	PSE function enabled	33.5.1.1.6	Setting PSE Enable bits 11.1:0 to a '01'	MAN:M	Yes [] N/A []
MF19	PSE enable bits (11.1:0)	33.5.1.1.6	Writing to these register bits shall set mr_pse_enable to the corresponding value: '00' = disable, '01' = enable and '10' = force power	MAN:M	Yes [] N/A []
MF20	PSE Type electrical parameters bit (12.15)	33.5.1.2.1	Set to zero when the PSE state diagram sets the state variable set_parameter_type to 1. Set to one when set_parameter_type is set to 2	MAN:M	Yes [] N/A []
MF21	Data Link Layer classification enabled bit (12.14)	33.5.1.2.2	Set to one when the PSE state diagram sets true pse_dll_en- abled. Set to zero when the PSE state diagram sets false pss_dll_enabled	MAN:M	Yes [] N/A []
MF22	Power denied bit (12.12)	33.5.1.2.4	A value of one indicates power has been denied or removed due to an error condition	MAN:M	Yes [] N/A []
MF23	Power denied bit implementation	33.5.1.2.4	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF24	Valid signature bit (12.11)	33.5.1.2.5	One indicates a valid signature has been detected. Set to one when mr_valid_signature tran- sitions from FALSE to TRUE.	MAN:M	Yes [] N/A []
MF25	Valid signature bit implementation	33.5.1.2.5	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF26	Invalid signature bit (12.10)	33.5.1.2.6	One indicates an invalid signature has been detected. Set to one entering SIGNA- TURE_INVALID state	MAN:M	Yes [] N/A []
MF27	Invalid signature bit implementation	33.5.1.2.6	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []

Item	Feature	Subclause	Value/Comment	Status	Support
MF28	Short circuit bit (12.9)	33.5.1.2.7	Bit indicates a short circuit condition has been detected. Set to one entering ERROR_DELAY state.	MAN:M	Yes [] N/A []
MF29	Short circuit bit implementation	33.5.1.2.7	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF30	Overload bit (12.8)	33.5.1.2.8	Bit indicates an overload con- dition has been detected. Set to one when entering the ERROR_DELAY_OVER state	MAN:M	Yes [] N/A []
MF31	Overload bit implementation	33.5.1.2.8	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []
MF32	MPS absent bit (12.7)	33.5.1.2.9	Bit indicates an MPS Absent condition has been detected. Set to one when transitions directly from POWER_ON to IDLE state when MPS is absent for a duration greater than T _{MPDO} as specified in 33.2.10	MAN:M	Yes [] N/A []
MF33	MPS Absent bit implementation	33.5.1.2.9	Implemented with a latching high behavior as defined in 33.5.1	MAN:M	Yes [] N/A []

33.8.3.8 Data Link Layer classification requirements

Item	Feature	Subclause	Value/Comment	Status	Support
DLL1	Reserved fields	33.6	Reserved fields in Power via MDI TLV transmitted as zeroes and ignored upon receipt	М	Yes [] N/A []
DLL2	Data Link Layer classifica- tion standards compliance	33.6.1	Meet mandatory parts of IEEE Std 802.1AB-2009	DLLC:M	Yes [] N/A []
DLL3	TLV frame definitions	33.6.1	Meet requirements for Type, Length, and Value (TLV) defined in 79.3.2 and the <u>Power via MDI Measure-</u> <u>ments TLV in 79.3.7</u>	DLLC:M	Yes [] N/A []
DLL4	Control state diagrams	33.6.1	Meet state diagrams defined in 33.6.3	DLLC:M	Yes [] N/A []
DLL5	Type 2 <u>,-Type 3, and Type 4</u> PSE LLDPDU	33.6.2	Transmitted within 10 seconds of Data Link Layer classification being enabled as indicated by pse_dll_enabled	DLLC:M	Yes [] N/A []
DLL6	Type 1 PSE LLDPDU	33.6.2	Transmitted when Data Link Layer classification is ready as indicated by pse_dll_ready	DLLC:M	Yes [] N/A []
DLL7	PD Data Link Layer classification ready	33.6.2	Set state variable pd_dll_ready within 5 min of Data Link Layer classifi- cation being enabled as indicated by pd_dll_enabled	DLLC:M	Yes [] N/A []
DLL8	PD requested power value change	33.6.2	LLDPDU with updated "PSE allocated power value" sent within 10 seconds	DLLC:M	Yes [] N/A []
DLL9	PSE allocated power value change	33.6.2	LLDPDU with updated "PD requested power value" sent within 10 seconds	DLLC:M	Yes [] N/A []
DLL10	PSE power control state diagrams	33.6.3	Meet the behavior shown in Figure 33–49	DLLC:M	Yes [] N/A []
DLL11	PD power control state diagrams	33.6.3	Meet the behavior shown in Figure 33–50	DLLC:M	Yes [] N/A []

33.8.3.9 Environmental specifications applicable to PSEs and PDs

Item	Feature	Subclause	Value/Comment	Status	Support
ES1	Safety	33.7.1	Conforms to IEC 60950-1:2001	М	Yes []
ES2	PSE classified as a limited power source	33.7.1	In accordance with IEC 60950-1:2001	М	Yes []
ES3	Safety	33.7.1	Comply with all applicable local and national codes	М	Yes []
ES4	Telephony voltages	33.7.5	Application thereof described in 33.7.5 not result in any safety hazard	М	Yes []
ES5	Limitation of electromagnetic interference	33.7.6	PD and PSE powered cabling comply with applicable local and national codes	М	Yes []

33.8.3.10 Environmental specifications applicable to the PSE

Item	Feature	Subclause	Value/Comment	Status	Support
PSEES1	Safety	33.7.1	Limited Power Source in accordance with IEC 60950- 1:2001	М	Yes []

Annex 33B PICS

<u>ltem</u>	<u>Feature</u>	<u>Subclause</u>	Value/Comment	<u>Status</u>	<u>Support</u>
<u>A33B1</u>	Current unbalance require- ments (<u>RPSE_min_RPSE_max-</u> and I _{Con-2P-unb}	<u>33B</u>	Met with R _{Load_max} and R _{Load_min} as specified by Table 33B-1	M	<u>Yes</u>]]
<u>A33B2</u>	Pair-to-pair balance actively controlled and changes effective resis- tance	<u>33B.2</u>	Use current unbalance mea- surement method described in 33B.3	M	<u>Yes</u>]]
<u>A33B3</u>	Current Unbalance require- ment	<u>33B.3</u>	Met for any pairs of the same polarity and with the load resistances per Table 33B-1	M	<u>Yes []</u>
<u>A33B4</u>	Channel common mode resistance less than 0.1 ohm	<u>33B.4</u>	$\begin{array}{l} \underline{PSE \ tested \ with \ (R_{load \ min}-} \\ \underline{R_{chan}) \ and \ (Rl_{oad \ max}-R_{chan}) \\ to \ meet \ I_{Con-2P-unb} \ require- \\ \underline{ments \ and \ R_{PSE \ min} \ and } \\ \underline{R_{PSE \ max} \ conformance \ to } \\ \underline{R_{pSE \ max} \ conformance \ to } \\ \underline{R_{quation \ 33-14}} \end{array}$	M	Yes