

1 **Comment #39 D2.1**
2 **(TDL for comments #214 , #248, #304, #239 and #195 from D2.0)**

3
4 **From TDL List for comment #214 response and remedy + new issues:**

- 5 1. To update DLL SM for single and dual PDs and PSEs with the following objectives:
6 -Power Demotion
7 -Addressing cases when power is not sufficient for one of the modes or both modes.
8 2. To fix some error regarding the sync between variable names in PD state machine and its variable list, clause
9 33.5 PD/PSE DLL power state machine (Figures 33-48 and 33-49) and its variable list.
10 3. To figure out how DLL state machine uses variables from Physical Layer class (this is about the response for
11 comment #248 from D2.0 regarding the question How DLL will know if PD is single–signature PD or dual-sig
12 PD?
13 (The problem is that the PSE know it from the physical layer. The PD can't know unless the PD is using existing
14 PD variable that tells the PD DLL if it is single or dual signature PD.)
15 2. Editing constant and variables per Type 1,2 and Type 3 and 4 in separate clauses where applicable.

16
17 **Concept (Option 1)**

18 [\(Option 2 is shown in separate document\)](#)

- 19
20 1. Use 33.5 for both Type 1, Type 2, single signature Type 3 and 4 and dual-signature PDs.
21 2. Update PSE and PD state machine with the proposed changes (adding few variables to the INITIALIZE state only).
22 3. Add additional TLV fields in the TLV format in Figure 79-3 page 218:
23 -PDRequestedPowerValue_ModeA
24 -PDRequestedPowerValue_ModeB
25 -PSEAllocatedPowerValue_ModeA
26 -PSEAllocatedPowerValue_ModeB
27

28 **Concept Description (Option 1):**

29 The same DLL state machine is used for single-signature PDs and dual-signature PDs.

30

31 The PSE DLL state diagram (Figure 33-48) and the PD DLL state diagram (Figure 33-49) know if they are working with single-
32 signature PD or dual-signature PD according to the following new variables:

33 PSE: pse_dll_single_or_dual (values: "single" or "dual") which was generated from sig-type variable output from the
34 connection check function.

35 PD: pd_dll_single_or_dual (values: "single" or "dual") which was generated from single_or_dual PD state diagram variable.

36

37 When single-signature PD is used, all the constants, variables and functions of the state machines in Figure 33-48 and Figure
38 33-49 are used as before.

39 When dual-signature PD is used, all the constants, variables and functions of the state machines in Figure 33-48 and Figure
40 33-49 are used with the same constants, variables and functions for mode A or mode B as defined in the description of the
41 constants, variables and functions that are now defined for single-signature use and dual-signature use within the same
42 constant/variable/Function.

43 As a result, there is no need to duplicate all variables all over the spec.

44

45 The state diagram when working with dual-signature PD knows if it is working on modeA or onmodeB according to:
46 the mode_selection bit in Table 79-5b and use only one field for PDRequestedPowerValue and one field for
47 PSEAllocatedPowerValue as it is in D2.1

48 When Mode A is selected the PDRequestedPowerValue is related to Mode A and PSEAllocatedPowerValue is related to Alternative A.

49 When Mode B is selected the PDRequestedPowerValue is related to Mode B and PSEAllocatedPowerValue is related to Alternative B.

50

51 When the state machine done with updating the PDRequestedPowerValue and PSEAllocatedPowerValue for Mode A, all the other
52 state machine variables are stored in internal dll_XXX_modeA variables to be reused if needed by the state machine after the state
53 machine moved to work on ModeB.

54 When the state machine done with updating the PDRequestedPowerValue and PSEAllocatedPowerValue for Mode B, all the other
55 state machine variables are stored in internal dll_XXX_modeB variables to be reused if needed by the state machine after the state
56 machine moved to work on ModeB.

57

58 **Proposed Remedy:**

59
60 Adopt darshan_11_1116.pdf if ready for the meeting. If not, keep it in the TDL.

61

Proposed Baseline starts here

62

Adding missing tables for dual-signature PDs.

65

66

Editor to consider Adding “PSE” to the title of Figure 33-15 and 33-15a and “PD” to the title of Figure 33-25 and Figure 33-25a due to the following:

-Both tables have the same values.

-Both have the same Table titles.

-The only difference is they are relating the power value to PSEAllocatedPowerValue in Table 33-15 and PDMaxPowerValue in Table 33-25.

67
68
69
70
71

1. Add the following table after Table 33-15 on clause 33.2.7, page 108 line 35

Table 33–15a—Relation of assigned Class and DLL for dual-signature PDs

PSEAllocatedPowerValue	Assigned Class
1 – 39	1
40 – 65	2
66 – 130	3
131 – 255	4
256 – 400	5

72
73
74
75
76

2. Add the following table after Table 33-25 on clause 33.3.6.1, 150 page 150 line 20

Table 33–25a—Relation of assigned Class and DLL for dual-signature PDs

PDMaxPowerValue	Assigned Class
1 – 39	1
40 – 65	2
66 – 130	3
131 – 255	4
256 – 400	5

77
78
79

3. Make the following changes to 33.5
33.5 Data Link Layer classification

80 Additional control and classification functions are supported using Data Link Layer classification using frames based on the
81 IEEE 802.3 Organizationally Specific TLVs defined in Clause 79. Single-signature PDs advertising a Class 4 signature or
82 higher and Type 3 and Type 4 dual-signature PDs support Data Link Layer classification (see 33.3.6). Data Link Layer
83 classification is optional for all other devices.

84 All reserved fields in transmitted Power via MDI TLVs shall contain zero, and all reserved fields in received Power via MDI
85 TLVs shall be ignored.

33.5.1 TLV frame definition

87 Implementations that support Data Link Layer classification shall comply with all mandatory parts of IEEE Std 802.1AB-
88 2009; shall support the Power via MDI Type, Length, Value (TLV) defined in 79.3.2 and may support the Power via MDI
89 Measurements TLV defined in 79.3.8; and shall support the control state diagrams defined in 33.5.3.

33.5.2 Data Link Layer classification timing requirements

92 Type 2, 3, and 4 PSEs shall send an LLDPDU containing a Power via MDI TLV within 10 seconds of Data
93 Link Layer classification being enabled in the PSE as indicated by the variable pse_dll_enabled (33.2.5.4,
94 33.5.3.3).

95
96
97 A Type 1 PSE that implements Data Link Layer classification shall send an LLDPDU containing a Power
98 via MDI TLV when the PSE Data Link Layer classification engine is ready as indicated by the variable
99 pse_dll_ready (33.5.3.3).

100
101 Type 1 PDs that implement Data Link Layer classification and Type 2, 3, and 4 PDs shall set the state
102 variable pd_dll_ready within 5 minutes of Data Link Layer classification being enabled in a PD as indicated
103 by the variable pd_dll_enabled (33.3.3.7, 33.5.3.3).

104
105 Under normal operation, an LLDPDU containing a Power via MDI TLV with an updated value for the “PSE
106 allocated power value” field shall be sent within 10 seconds of receipt of an LLDPDU containing a Power
107 via MDI TLV where the “PD requested power value” field is different from the previously communicated
108 value.

109
110 Under normal operation, an LLDPDU containing a Power via MDI TLV with an updated value for the “PD
111 requested power value” field shall be sent within 10 seconds of receipt of an LLDPDU containing a Power
112 via MDI TLV where the “PSE allocated power value” field is different from the previously communicated
113 value.

114 115 **33.5.3 Power control state diagrams**

116 The power control state diagrams for PSEs and PDs specify the externally observable behavior of a PSE and
117 PD Data Link Layer classification respectively. PSE Data Link Layer classification shall provide the
118 behavior of the state diagram as shown in Figure 33–48. PD Data Link Layer classification shall provide the
119 behavior of the state diagram as shown in Figure 33–49.

120
121 The power control state diagrams shown in Figure 33-48 and Figure 33-49 are used for PSEs connected to single-signature PDs
122 and dual-signature PDs.

123 For dual-signature PDs, the state machine is used for mode A and mode B sequentially and independently.
124 Variables with the suffix `_Mode(M)` that are used in the PD are treated as described in 33.3.3.15.

125 126 **33.5.3.1 Conventions**

127 The body of this subclause is comprised of state diagrams, including the associated definitions of variables,
128 constants, and functions. Should there be a discrepancy between a state diagram and descriptive text, the
129 state diagram prevails.

130
131 The notation used in the state diagrams follows the conventions of state diagrams as described in 33.2.5.2.

132 133 **33.5.3.2 Constants**

134
135 Variables `PD_DLLMAX_VALUE`, `PD_INITIAL_VALUE`, and `PSE_INITIAL_VALUE`, are quantized to fit the available resolution.
136 Additional information on power levels for Classes 6 and 8 may be found in 33.3.8.2.1.

137

This is not part of the baseline
Constants where separate for Type 1 , Type 2 and Type 3 and Type 4 in separate sub clauses for clarity.

138

139 **33.5.3.2.1 Type 1 and Type 2 PSE constants**

140
141 `PSE_INITIAL_VALUE`

142 This value is derived as follows from parameter `parameter_type` and the `mr_pd_class_detected` (33.2.5.6) variable used in the Type 1
143 and Type 2 PSE state diagram defined in Figure 33–13:

144	<code>parameter_type</code>	<code>PSE_INITIAL_VALUE</code>
145	1	130
146	1	39
147	1	65
148	1	130
149	1	130
150	2	255

151

152

153 **33.5.3.2.2 Type 3 and Type 4 PSE constants**

This is not part of the baseline
 The following modifications are meant to differentiate between single-signature PDs and dual-signature PDs.

154
 155 PD_DLLMAX_VALUE
 156 For single-signature PD: *[Editor to consider if to use:” For Type 1 and 2 PDs and single-signature PD” instead of “For*
 157 *single-signature PD “ in all relevant locations.]*
 158 This value is derived from pd_max_power variable (33.3.3.7) described as follows:

159	pd_max_power	PD_DLLMAX_VALUE
160	0	130
161	1	39
162	2	65
163	3	130
164	4	255
165	5	400
166	6	600
167	7	620
168	8	999

169
 170 For dual-signature PD:
 171 This value is derived from pd_max_power_Mode(M) variable (33.3.3.12) described as follows:

172	pd_max_power_Mode(M)	PD_DLLMAX_VALUE
173	1	39
174	2	65
175	3	130
176	4	255
177	5	355

178
 179 PD_INITIAL_VALUE
 180 For single-signature PD:
 181 This value is derived as follows from the pd_max_power (33.3.3.7) variable used in the PD state
 182 Diagram; defined in Figure 33–31 and Figure 33-32:

183	pd_max_power	PD_INITIAL_VALUE
184	0	≤ 130
185	1	≤ 39
186	2	≤ 65
187	3	≤ 130
188	4	≤ 255
189	5	≤ 400
190	6	≤ 600
191	7	≤ 620
192	8	≤ 900

193
 194
 195 For dual-signature PD:
 196 This value is derived as follows from the pd_max_power_Mode(M) variable (33.3.3.12) used in the PD state
 197 diagram (Figure 33–33):

198	pd_max_power_Mode(M)	PD_INITIAL_VALUE
199	1	≤39
200	2	≤ 65
201	3	≤ 130
202	4	≤255
203	5	≤355

204
 205

206 PSE_INITIAL_VALUE
207 For single-signature PD:
208 This value is derived as follows from pd_allocated_power, as defined in 33.2.5.11, which is used in the Type 3 and Type 4
209 PSE state diagrams in 33.2.5.12:

pd_allocated_power	PSE_INITIAL_VALUE
1	130
1	39
1	65
1	130
1	130
2	255
3	400
3	600
4	620
4	900

222
223 For dual-signature PD:
224 This value is derived as follows from pd_allocated_power_pri or pd_allocated_power_sec, as defined in 33.2.5.11, which is
225 used in the Type 3 and Type 4 PSE state diagrams in 33.2.5.12:

parameter_type	PSE_INITIAL_VALUE
3	39
3	65
3	130
3	255
4	355

232
233 single or dual
234 This value is generate by a Type 3 PD that indicates if the PD is single-signature PD or dual-signature-PD.

235 Values:
236 single: A single-signature PD configuration is connected to the PI.
237 dual: A dual-signature PD configuration is connected to the PI.

238 239 **33.5.3.3 Variables**

240
241 The PSE power control state diagram (Figure 33–49) and PD power control state diagram (Figure 33–50) use the following
242 variables:

243
244 **MirroredPDRequestedPowerValue**
245 The copy of the PD Requested Power Value field in the Power Via MDI TLV that the PSE receives from the remote system.
246 This variable is mapped from the aLldpXdot3RemPDRequestedPowerValue attribute (30.12.3.1.17). Actual power numbers
247 are represented using an integer value that is encoded according to Equation (79–1), where X is the decimal value of
248 MirroredPDRequestedPowerValue.

249
250 For single-signature PD: Values: 1 through 999
251 For dual-signature PD: Values: 0 through 499.
252 When a PD mode selection bit is not active, the value shall be set to zero.

253
254 **MirroredPDRequestedPowerValueEcho**
255 The copy of the PD Requested Power Value filed in the Power Via MDI TLV that the PD receives from the remote system.
256 This variable is mapped from the aLldpXdot3RemPDRequestedPowerValue attribute (30.12.3.1.17).

257 For single-signature PD: Values: 1 through 999
258 For dual-signature PD: Values: 0 through 499.
259 When a PD mode selection is not active, the value shall be set to zero.

260
261 **MirroredPSEAllocatedPowerValue**
262 The copy of the PSE Allocated Power Value field in the Power Via MDI TLV that the PD receives from the remote system.
263 This variable is mapped from the aLldpXdot3RemPSEAllocatedPowerValue attribute (30.12.3.1.18). Actual power numbers
264 are represented using an integer value that is encoded according to Equation (79–2), where X is the decimal value of
265 MirroredPSEAllocatedPowerValue.

266 For single-signature PD: Values: 1 through 999
267 For dual-signature PD: Values: 0 through 499.
268 When a PD mode selection bit is not active, the value shall be set to zero.

269
270 MirroredPSEAllocatedPowerValueEcho
271 [The copy of the PSE Allocated Power Value field in the Power Via MDI TLV that the PSE receives from the](#)
272 remote system. This variable is mapped from the aLldpXdot3RemPSEAllocatedPowerValue attribute
273 (30.12.3.1.18).
274
275
276 PDRequestedPowerValueEcho
277 This variable is updated by the PSE state diagram. This variable maps into the
278 aLldpXdot3LocPDRequestedPowerValue attribute (30.12.2.1.17).
279 [For single-signature PD: Values: 1 through 999](#)
280 [For dual-signature PD: Values: 0 through 499.](#)
281 [When a PD mode selection bit is not active, the value shall be set to zero.](#)
282
283 PDMaxPowerValue
284 Integer that indicates the actual PD power value of the local system. The actual PD power value for
285 a PD is the maximum input average power (see 33.3.8.2) the PD ever draws under the current
286 power allocation. Actual power numbers are represented using an integer value that is encoded
287 according to Equation (79–1), where X is the decimal value of PDMaxPowerValue.
288 [For single-signature PD: Values: 1 through 999](#)
289 [For dual-signature PD: Values: 0 through 499.](#)
290 [When a PD mode selection bit is not active, the value shall be set to zero.](#)
291
292 PDRequestedPowerValue
293 Integer that indicates the PD requested power value in the PD. The value is the maximum input
294 average power (see 33.3.8.2) the PD requests. This power value is encoded according to Equation
295 (79–1), where X is the decimal value of PDRequestedPowerValue. This variable is mapped from
296 the aLldpXdot3LocPDRequestedPowerValue attribute (30.12.2.1.17).
297 [For single-signature PD: Values: 1 through 999](#)
298 [For dual-signature PD: Values: 0 through 499.](#)
299 [When a PD mode selection bit is not active, the value shall be set to zero.](#)
300
301 PSEAllocatedPowerValue
302 Integer that indicates the PSE allocated power value in the PSE. The value is the maximum input average power
303 (see 33.3.8.2) the PD ever draws. This power value is encoded according to Equation (79–2), where X is the
304 decimal value of PSEAllocatedPowerValue. This variable maps to the aLldpXdot3LocPSEAllocatedPowerValue
305 attribute (30.12.2.1.18).
306 [For single-signature PD: Values: 1 through 999](#)
307 [For dual-signature PD: Values: 0 through 499.](#)
308 [When a PD mode selection bit is not active, the value shall be set to zero.](#)
309
310 PSEAllocatedPowerValueEcho
311 This variable is updated by the PD state diagram. This variable maps into the
312 aLldpXdot3LocPSEAllocatedPowerValue attribute (30.12.2.1.18).
313 [For single-signature PD: Values: 1 through 999](#)
314 [For dual-signature PD: Values: 0 through 499.](#)
315 [When a PD mode selection bit is not active, the value shall be set to zero.](#)
316
317 TempVar
318 A temporary variable used to store Power Value. Actual power numbers are represented using an integer value that is encoded
319 according to Equation (79–1) or Equation (79–2), where X is the decimal value of TempVar.
320 [For single-signature PD: Values: 1 through 999](#)
321 [For dual-signature PD: Values: 0 through 499.](#)
322 [When a PD mode selection bit is not active, the value shall be set to zero.](#)
323
324 local_system_change
325 An implementation-specific control variable that indicates that the local system wants to change
326 the allocated power value. In a PSE, this indicates it is going to change the power allocated to the
327 PD. In a PD, this indicates it is going to request a new power allocation from the PSE.
328 Values:
329 FALSE: The local system does not want to change the power allocation.
330 TRUE: The local system wants to change the power allocation.
331 parameter_type

332 A Type 1 and 2 PSE state diagram control variable that indicates the Type of PD that is connected to the PSE as advertised
333 through Data Link Layer classification. Type 3 and 4 PSE state diagrams do not use this variable.

334 Values:

335 1: Type 1 PSE parameter values (default).
336 2: Type 2 PSE parameter values.

337

338 **pd_dll_enabled**
339 A variable output by the PD state diagram (Figure 33–32) to indicate if the PD Data Link Layer
340 classification mechanism is enabled.

341 Values:
342 FALSE: PD Data Link Layer classification is not enabled.
343 TRUE: PD Data Link Layer classification is enabled.
344

345 **pd_dll_power_type**
346 A Type 1 and Type 2 PSE state diagram control variable that indicates the Type of PD that is connected to the PSE
347 as advertised through Data Link Layer classification. Type 3 and Type 4 PSE state diagrams do not use this
348 variable.

349 Values:
350 1: PD is a Type 1 PD (default).
351 2: PD is a Type 2 PD.

352 **pd_dll_ready**
353 An implementation-specific control variable that indicates that the PD has initialized Data Link
354 Layer classification. This variable maps into the aLldpXdot3LocReady attribute (30.12.2.1.20).
355 Values:
356 FALSE: Data Link Layer classification has not completed initialization.
357 TRUE: Data Link Layer classification has completed initialization.
358

359 **pse_dll_enabled**
360 A variable output by the PSE state diagram (Figure 33–13) to indicate if the PSE Data Link Layer
361 classification mechanism is enabled.

362 Values:
363 FALSE: PSE Data Link Layer classification is not enabled.
364 TRUE: PSE Data Link Layer classification is enabled.
365

366 **pse_dll_power_type**
367 A control variable output by the PD power control state diagram, defined in Figure 33–49, that indicates the PSE
368 Type as 1 or 2, see 79.3.2.4.1.

369 Values:
370 1: The PSE is a Type 1 PSE, for a Type-1 PSE.
371 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSEs

372 **pse_dll_ready**
373 An implementation-specific control variable that indicates that the PSE has initialized Data Link Layer classification.
374 This variable maps into the aLldpXdot3LocReady attribute (30.12.2.1.20).
375 Values:
376 FALSE: Data Link Layer classification has not completed initialization.
377 TRUE: Data Link Layer classification has completed initialization.

378 **pse_power_type**
379 A control variable that indicates to the PD the type of PSE by which it is being powered.
380 Values:
381 1: The PSE is a Type 1 PSE.
382 2: The PSE is a Type 2, Type 3, or Type 4 PSE.
383

384 **pd_dll_single_or_dual**
385 A control variable output by PD power control state diagram, defined in Figure 33-49, that indicates if the PD is single-signature PD or
386 dual-signature PD.

387 Values:
388 single: A single-signature PD configuration is connected to the PI.
389 dual: A dual-signature PD configuration is connected to the PI.

390 **sig_type**
391 A variable that indicates the type of PD signature connected to the PI, with respect to 4-pair operation.
392 This variable is output by the do_cxn_check function of the Type 3 and Type 4 PSE state diagram in Figure 33-15.
393 Values:
394 invalid: Neither a single-signature PD nor a dual-signature PD connection check signature has been
395 found. This includes an open circuit condition.
396 single: The PSE has determined there is a single-signature PD configuration connected to the PI.

397 dual: The PSE has determined there is a dual-signature PD configuration connected to the PI.
398
399 **pse_dll_single_or_dual**
400 A control variable output by PSE power control state diagram, defined in Figure 33-48, that indicates if the PSE is connected to a single-
401 signature PD or dual-signature PD.
402 Values:
403 invalid: Neither a single-signature PD nor a dual-signature PD connection check signature has been
404 found. This includes an open circuit condition.
405 single: A single-signature PD configuration is connected to the PI.
406 dual: A dual-signature PD configuration is connected to the PI.
407
408 **33.5.3.4 Functions**
409
410 **pse_power_review**
411 This function evaluates the PSE power allocation or **power** budget of the PSE based on local system changes.
412 The function returns the following variables:
413 PSE_NEW_VALUE:
414 For a PSE supporting single signature PD: The new maximum **total** power value that the PSE expects the PD to
415 draw. Actual power numbers are represented using an integer value that is encoded according to Equation (79–2),
416 where X is the decimal value of PSE_NEW_VALUE.
417 For a PSE supporting dual-signature PD: The new maximum power value that the PSE expects the PD to draw over
418 Alternative A or Alternative B pending on which Alternative the function pse_power_review was executed. See PD
419 Load bit in 79.3.2.6b.3.
420
421 **pd_power_review**
422 This function evaluates the power requirements of the PD based on local system changes and/or
423 changes in the PSE allocated power value. The function returns the following variables:
424 PD_NEW_VALUE:
425 For single signature PD: The new maximum **total** power value that the PD wants to draw. Actual power
426 numbers are represented using an integer value that is encoded according to Equation (79–1), where X is the
427 decimal value of PD_NEW_VALUE.
428 For dual-signature PD: the new maximum power value that the PD wants to draw over mode A or mode B
429 pending on which mode the function pd_power_review was executed. See PD Load bit in 79.3.2.6b.3.
430
431 **pd_dll_store_all_var**
432 This function store all DLL variables used in the PD DLL state diagram Figure 33-48 when operating on dual-
433 signature PD over mode A and mode B. The content of these variables may be used whenever the PD DLL state
434 machine flips between mode A or mode B.
435 The function returns the following variable:
436 PD_DLL_MEM
437 The set of variables used by Figure 33-48 state diagram for the 1st PD mode prior to execute the state machine
438 over the 2nd PD mode.
439
440 **pse_dll_store_all_var**
441 This function store all DLL variables used in the PSE DLL state diagram Figure 33-49 when it supports dual-
442 signature PD over Alternative A and Alternative B. The content of these variables may be used whenever the
443 PSE DLL state machine flips between Alternative A and Alternative B.
444 The function returns the following variable:
445 PSE_DLL_MEM
446 The set of variables used by Figure 33-49 state diagram for the primary pairs prior to execute the state machine
447 over the secondary pairs.
448
449
450
451
452
453
454
455
456
457
458
459

460
461

4. To add to TDL: Add the new DLL variables that were added to 33.3.5.3 to Table 33-41.

464
465
466

Table 33–41—Attribute to state diagram variable cross-reference

Entity	Attribute	Mapping	State diagram variable
oLldpXdot3LocSystemsGroup Object Class			
PSE	aLldpXdot3LocPDRRequestedPowerValue	⇐	PDRRequestedPowerValueEcho
	aLldpXdot3LocPSEAllocatedPowerValue	⇐	PSEAllocatedPowerValue
	aLldpXdot3LocReady	⇐	pse_dll_ready
PD	aLldpXdot3LocPDRRequestedPowerValue	⇐	PDRRequestedPowerValue
	aLldpXdot3LocPSEAllocatedPowerValue	⇐	PSEAllocatedPowerValueEcho
	aLldpXdot3LocReady	⇐	pd_dll_ready
oLldpXdot3RemSystemsGroup Object Class			
PSE	aLldpXdot3RemPDRRequestedPowerValue	⇒	MirroredPDRRequestedPowerValue
	aLldpXdot3RemPSEAllocatedPowerValue	⇒	MirroredPSEAllocatedPowerValueEcho
	aLldpXdot3RemPowerType Value ¹ 11 01	⇒ ⇒	pd_dll_power_type Value ¹ 01 10
PD	aLldpXdot3RemPSEAllocatedPowerValue	⇒	MirroredPSEAllocatedPowerValue
	aLldpXdot3RemPDRRequestedPowerValue	⇒	MirroredPDRRequestedPowerValueEcho
	aLldpXdot3RemPowerType Value ¹ 10 00	⇒ ⇒	pse_dll_power_type Value ¹ 01 10

¹Other value combinations mapping from aLldpXdot3RemPowerType to pd_dll_power_type or pse_dll_power_type are not possible.

467


468 **5. Update the following PSE state diagram Figure 33-48**

469 **33.5.3.5 State diagrams**

470

471 The general state change procedure for PSEs is shown in Figure 33-48.

472




473

474 **6. Update the following PSE state diagram Figure 33-49**

475

476 The general state change procedure for PDs is shown in Figure 33-49.

477



478

479

480

481 33.5.4 State change procedure across a link

482 The PSE and PD utilize the LLDPDUs to advertise their various attributes to the other entity.

483

484 The PD may request a new power value through the `aLldpXdot3LocPDRRequestedPowerValue`
485 (30.12.2.1.17) attribute in the `oLldpXdot3LocSystemsGroup` object class. The request appears to the PSE as
486 a change to the `aLldpXdot3RemPDRRequestedPowerValue` (30.12.3.1.17) attribute in the
487 `oLldpXdot3RemSystemsGroup` object class.

488

489 The PSE responds to the PD's request through the `aLldpXdot3LocPSEAllocatedPowerValue` (30.12.2.1.18) attribute in the
490 `oLldpXdot3LocSystemsGroup` object class. The PSE also copies the value of the `aLldpXdot3RemPDRRequestedPowerValue` (30.12.3.1.17)
491 in the `oLldpXdot3RemSystemsGroup` object class
492 to the `aLldpXdot3LocPDRRequestedPowerValue` (30.12.2.1.17) in the `oLldpXdot3LocSystemsGroup` object class. This appears to the PD
493 as a change to the `aLldpXdot3RemPSEAllocatedPowerValue` (30.12.3.1.18) attribute in the `oLldpXdot3RemSystemsGroup` object class.

494

495 The PSE may allocate a new power value through the `aLldpXdot3LocPSEAllocatedPowerValue`
496 (30.12.2.1.18) attribute in the `oLldpXdot3LocSystemsGroup` object class. The request appears to the PD as a
497 change to the `aLldpXdot3RemPSEAllocatedPowerValue` (30.12.3.1.18) attribute in the
498 `oLldpXdot3RemSystemsGroup` object class. The PD responds to a PSE's request through the
499 `aLldpXdot3LocPDRRequestedPowerValue` (30.12.2.1.17) attribute in the `oLldpXdot3LocSystemsGroup`
500 object class. The PD also copies the value of the `aLldpXdot3RemPSEAllocatedPowerValue` (30.12.3.1.18)
501 attribute in the `oLldpXdot3RemSystemsGroup` object class to the `aLldpXdot3LocPSEAllocatedPowerValue`
502 (30.12.2.1.18) attribute in the `oLldpXdot3LocSystemsGroup` object class. This appears to the PSE as a
503 change to the `aLldpXdot3RemPDRRequestedPowerValue` (30.12.3.1.17) attribute in the
504 `oLldpXdot3RemSystemsGroup` object class.

505

506 The state diagrams describe the behavior above.

507

508 33.5.4.1 PSE state change procedure across a link

509 A PSE is considered to be in sync with the PD when the value of `PSEAllocatedPowerValue` matches the value of
510 `MirroredPSEAllocatedPowerValueEcho`. When the PSE is not in sync with the PD, the PSE is allowed to change its power allocation.

511

512 During normal operation, the PSE is in the `RUNNING` state. If the PSE wants to initiate a change in the PD allocation, the
513 `local_system_change` is asserted and the PSE enters the `PSE POWER REVIEW` state, where a new power allocation value,
514 `PSE_NEW_VALUE`, is computed. If the PSE is in sync with the PD or if `PSE_NEW_VALUE` is smaller than `PSEAllocatedPowerValue`,
515 it enters the `MIRROR UPDATE` state where `PSE_NEW_VALUE` is assigned to `PSEAllocatedPowerValue`. It also updates
516 `PDRRequestedPowerValueEcho` and returns to the `RUNNING` state.

517

518 If the PSE's previously stored `MirroredPDRRequestedPowerValue` changes, a request by the PD to change its power allocation is
519 recognized. It entertains this request only when it is in sync with the PD. The PSE examines the request by entering the `PD POWER`
520 `REQUEST` state. A new power allocation value, `PSE_NEW_VALUE`, is computed. It then enters the `MIRROR UPDATE` state where
521 `PSE_NEW_VALUE` is assigned to `PSEAllocatedPowerValue`. It also updates `PDRRequestedPowerValueEcho` and returns to the
522 `RUNNING` state.

523

524 33.5.4.2 PD state change procedure across a link

525

526 A PD is considered to be in sync with the PSE when the value of `PDRRequestedPowerValue` matches the
527 value of `MirroredPDRRequestedPowerValueEcho`. The PD is not allowed to change its maximum power draw
528 or the requested power value when it is not in sync with the PSE.

529

530 During normal operation, the PD is in the `RUNNING` state. If the PD's previously stored
531 `MirroredPSEAllocatedPowerValue` is changed or `local_system_change` is asserted by the PD so as to change
532 its power allocation, the PD enters the `PD POWER REVIEW` state. In this state, the PD evaluates the change
533 and generates an updated power value called `PD_NEW_VALUE`. If `PD_NEW_VALUE` is less than
534 `PDMaxPowerValue`, it updates `PDMaxPowerValue` in the `PD POWER REALLOCATION 1` state. The PD
535 finally enters the `MIRROR UPDATE` state where `PD_NEW_VALUE` is assigned to
536 `PDRRequestedPowerValue`. It also updates `PSEAllocatedPowerValueEcho` and returns to the `RUNNING`
537 state.

538

539 In the above flow, if `PD_NEW_VALUE` is greater than `PDMaxPowerValue`, the PD waits until it is in sync

540 with the PSE and the PSE grants the higher power value. When this condition arises, the PD enters the `PD POWERREALLOCATION 2`
541 state. In this state, the PD assigns `PDMaxPowerValue` to

542 `PDRRequestedPowerValue` and returns to the `RUNNING` state.

543

33.5.5 Autoclass

This is not part of the baseline

This clause was not addressed in this document.

544

545 7. Make the following changes to clause 79:

546

547 **79. IEEE 802.3 Organizationally Specific Link Layer Discovery Protocol (LLDP) type, length, and**
548 **value (TLV) information elements**

-The power typex bits were updated to differentiate between single and dual signature PD.
-PD mode selection was updated to allow using the same bit for both PSE and PD depending who is the source of the LLDPDU.

549

550 **Table 79–5b—System setup value field**

Bit	Function	Value/meaning
7:4	Power typex	$\begin{matrix} 7 & 6 & 5 & 4 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 0 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 \end{matrix}$
		1= Type 4 dual-signature PD Reserved/Ignore
		0= Reserved/Ignore
		1= Type 3 dual-signature PD Reserved/Ignore
		0= Reserved/Ignore
		1= Reserved/Ignore
		0= Reserved/Ignore
		1= Type 4 single-signature PD
		0= Type 4 PSE
		1= Type 3 single-signature PD
		0= Type 3 PSE
		1= Type 2 PD
		0= Type 2 PSE
		1= Type 1 PD
		0= Type 1 PSE
		1= Reserved/Ignore
0= Reserved/Ignore		
3	PD 4PID	1= PD supports powering of both modes 0= PD does not support powering of both modes
2	Reserved	Transmit as zero. Ignore on receive.
1	PD Load	1= PD is dual-signature and power demand on Mode A and Mode B are electrically isolated. 0= PD is single-signature and power demand on Mode A and Mode B are not electrically isolated.
0	PD Mode selection	When power typex is dual-signature PD: 1 = PD requested power applies to Mode A pairset 0 = PD requested power applies to Mode B pairset When power typex is PSE that is connected to dual-signature PD: 1 = PSE Allocated power applies to Alt-A pairset 0 = PSE Allocated power applies to Alt-B pairset

551

552 **79.3.2.6b.1 Power typex**

553 This field shall be set according to Table 79–5b.

554

555

556 **79.3.2.6b.5 PD Mode selection**

557 This field shall be set according to Table 79–5b to select the Mode for which the PD is requesting power when the **power typex** (bits 7:4) is PD and a dual-signature PD (see 1.4.186a and 33.3.2) is the source of the LLDPDU. This field shall be set according to Table 79–5b to select the Alternative for which the PSE allocates power when the **power typex** is a PSE that is connected to dual-signature PD.

561 This field shall be set to 0 when the **power typex** is PSE when connected to single-signature PD or the PD sourcing the LLDPDU is a single signature PD (see 1.4.381b).

563 **79.3.2.6b.3 PD Load**

564 This field shall be set according to Table 79–5b when the power typex is PD. Electrically isolated for this bit field shall mean greater than or equal to 50 kΩ resistance between any one connection of Mode A and any one connection on Mode B, when measured using at least VPort_PSE-2P minimum for Type 4 PSEs. This field shall be set to 0 when the power typex is PSE. The information in the PD load field may be used to ensure correct execution of PSE new power allocation and PD power required per pairset when dual-signature PD is used. When PD power demand on Mode A and Mode B are not electrically isolated it behaves like a single load in single-signature PD i.e. if PD request more power and the PSE agrees, the PSE new allocated power is divided between the pairs as function of

569

570

571 the pair to pair system unbalance.
572 When PD power demand on Mode A and Mode B are electrically isolated, the PD requested power and the PSE allocated
573 power is assigned to Mode A and mode B independently with optional different values from each mode in the PD.
574

575
576
577

8. Make the following changes to clause 79, page 218 79:

This is not part of the baseline

Advantages: In a single transaction we know if we want to work on ModeA or ModeB even if there is no local_system_change request. If we depend only on pd_mode_selection bits then even if we don't have local_system_change request, we will need to transmit all the information again any time pd_mode_selection bits flips between "0" and "1".

578

PD requested power value	PSE allocated power value	PD requested power value mode A	PD requested power value mode B	PSE allocated power value ALT A	PSE allocated power value ALT B	PSE power status	System setup	PSE maximum available power	Autoclass	Power down
--------------------------	---------------------------	---------------------------------	---------------------------------	---------------------------------	---------------------------------	------------------	--------------	-----------------------------	-----------	------------

579

580

End Of Proposed Baseline

582 Annex A: To be consider by the group:

583

584 The current TLV format in D2.1 is:




Figure 79-3—Power Via MDI TLV format

585

586

587 In this concept the TLV structure need to be:

588 Advantages: In a single transaction we know if we want to work on ModeA or ModeB even if there is no
 589 local_system_change request. If we depend only on pd_mode_selection bits then even if we don't have
 590 local_system_change request, we will need to transmit all the information again any time pd_mode_selection bits
 591 flips between "0" and "1".

592

PD requested power value	PSE allocated power value	PD requested power value mode A	PD requested power value mode B	PSE allocated power value ALT A	PSE allocated power value ALT B	PSE power status	System setup	PSE maximum available power	Autoclass	Power down
--------------------------	---------------------------	---------------------------------	---------------------------------	---------------------------------	---------------------------------	------------------	--------------	-----------------------------	-----------	------------

593

594

595

596

597

Or It can be:

PD requested power value or PD requested power value mode A	PSE allocated power value or PSE allocated power value ALT A	PD requested power value mode B	PSE allocated power value ALT B	PSE power status	System setup	PSE maximum available power	Autoclass	Power down
---	--	---------------------------------	---------------------------------	------------------	--------------	-----------------------------	-----------	------------

598

599

600

To discuss which is preferred.