1 Comment (Comments: #74, #37, #108, #83)

- 2 (1) The following Dual-signature PD state diagram baseline was approved in September 2016 however parts of it were 3 not implemented. See http://www.ieee802.org/3/bt/public/sep16/darshan_09_0915Rev005.pdf option 2.
- 4 (2) Pse dll power level mode(M) is not used in the dual-signature state machine and should be deleted.
- 5 (3) PSE dll power type should be the same for Mode A and Mode B. 6

7 Suggested Remedy:

8 1. Update according to the following proposed baseline.

9 33.3.3 PD state diagram

10 Add the following text:

11

Lines 17-20 was in the approved baseline from September 2016 and was not implemented. See ref 1 in the comment above. David Abramson improved version of it from comment #37 is show below.

12 13 The PD state diagram specifies the externally observable behavior of a PD. Type 1 and Type 2 PDs shall provide the 14 behavior of the state diagram shown in Figure 33–31. Single-signature Type 3 and Type 4 PDs shall provide the behavior of 15 the state diagram show in Figure 33–32. Dual-signature Type 3 and Type 4 PDs shall provide the behavior of the state 16 diagram shown in Figure 33-33.

17 Dual-signature Type 3 and Type 4 PDs shall provide the behavior of the state diagram shown in Figure 33–33 over each

18 pairset independently unless otherwise specified. All the parameters that apply to mode A and mode B are denoted with the 19 suffix "mode(M)" where "M" can be "A" or "B". A parameter that ends with the suffix "mode(M)" may have different 20 values for mode A and mode B."

21

32

33.3.3.15 was moved to this location to be defined before it is used.

25 26 27 28 29 30 31 33.3.3.15 33.3.3.x.x Mode designation

PD Modes are referred to by the letter 'A' or 'B' for Mode A and Mode B respectively. Mode information is obtained by replacing the M in the desired variable or function with the letter of the Mode of interest. Modes are referred to in general as follows: Μ

Generic Mode designator. When M is used in a state diagram, its value is local to that state diagram and not global to the set of state diagrams.

22

33.3.3.11 Type 3 and Type 4 dual-signature constants

33 34 35 36 37 The PD state diagram uses the following constants: VReset Reset voltage per pairset (see Table 33–29) 38 VReset th 39 Reset voltage threshold per pairset (see Table 33–29) 40 VMark th 41 Mark event voltage threshold per pairset (see Table 33–29) 42 43 pd req class mode(M) 44 A constant indicating the requested Class of the PD over mode M. 45 Values: 46 1: The PD requests Class 1. 47 2: The PD requests Class 2. 48 3: The PD requests Class 3. 49 4: The PD requests Class 4. 50 5: The PD requests Class 5. 51

Dual-signature state machine baseline text Rev 006. November 2016. Darshan Yair.

1	33.3.3.12 Type 3 and Type 4 dual-signature variables				
2 3	The PD state diagram uses the following variables:				
2 2	mdi power required mode(M)				
4 5 6 7 8 9 10	A control variable indicating that over mode M, the PD is enabled and should request power from the PSE by				
6					
7	applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE				
0	sourcing power. A variable that is set in an implementation-dependent manner.				
0	Values:				
10	FALSE:PD functionality is disabled.				
	TRUE:PD functionality is enabled.				
11	pd_dll_enabled				
12	A variable indicating whether the Data Link Layer classification mechanism is enabled.				
13	Values:				
14	FALSE:Data Link Layer classification is not enabled.				
15	TRUE:Data Link Layer classification is enabled.				
16					
17	pd_max_power_ mode(M)				
18	A control variable indicating the max power that the PD may draw from the PSE over mode M. See power				
19	classifications in Table 33–31.				
20	Values:				
21	1: PD may draw Class 1 power				
22	2: PD may draw Class 2 power				
23	3: PD may draw Class 3 power				
24	4: PD may draw Class 4 power				
25	5: PD may draw Class 5 power				
26					
27	pd_reset_mode(M)				
28	An implementation-specific control variable that unconditionally resets the PD state diagram over mode M to the				
29	OFFLINE_mode(M) state.				
30	Values:				
31	FALSE: The device has not been reset (default).				
32	TRUE: The device has been reset.				
33					
34	pd_undefined_ mode(M)				
35	A control variable that indicates that the PD is in an undefined condition over mode M. The PD may or may not				
36	show a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class				
37	current, may or may not show MPS and may change the pse_power_level_modeA variable.				
38	Values:				
39	FALSE: The PD is in a defined condition (default).				
40	TRUE: The PD is an undefined condition.				
41					
42	power_received_mode(M)				
43	An indication from the circuitry that power is present on the PD's PI over mode M.				
44	Values:				
45	FALSE: The input voltage does not meet the requirements of VPort_PD in Table 33–31.				
46	TRUE: The input voltage meets the requirements of VPort_PD.				
47					
48	present_class_sig_A_mode(M)				
49	Controls presenting the classification signature that is used during first two class events (see 33.3.6) by the PD over				
50	mode M.				
51	Values:				
52	FALSE: The PD classification signature is not to be applied to the link.				
53	TRUE: The PD classification signature is to be applied to the link.				
54					
55	present_class_sig_B_ mode(M)				
56 57	Controls presenting the classification signature that is used during the third class event and all subsequent class				
57	events over mode M (see 33.3.6) by the PD.				
	Dual-signature state machine baseline text Rev 006. November 2016. Darshan Yair. Page 2 of 6				
	Duar signature state machine basemie text ivey 000. November 2010. Darsnall 1 dil. 1 age 2 01 0				

1	Values:				
	FALSE: The PD classification signature is not to be applied to the link.				
2 3 4 5	TRUE: The PD classification signature is to be applied to the link.				
5	present_det_sig_ mode(M)				
6	Controls presenting the detection signature (see 33.3.4) by the PD over mode M.				
7	Values:				
8 9	invalid: A non-valid PD detection signature is to be applied to the link over mode A regardless of any voltage above Vreset applied to mode B.				
10	valid: A valid PD detection signature is to be applied to the link over mode A regardless of any voltage				
11	above Vreset applied to mode B.				
12 13	either: Either a valid or non-valid PD detection signature may be applied to the link.				
14	present_mark_sig_mode(M)				
15	Controls presenting the mark event current and impedance (see 33.3.6.2.1) by the PD over mode M.				
16 17	Values: FALSE:The PD does not present mark event behavior.				
18	TRUE: The PD does present mark event behavior.				
19					
20 21	present mps mode(M)				
22	Controls applying MPS over mode M (see 33.3.8.10) to the PD's PI.				
23 24	Values:				
24 25	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI. TRUE: The MPS is to be applied to the PD's PI.				
26					
27					
	Pse_dll_power_level_mode(M) is not used in the PD dual-signature state machine.				
21	30				
31 32	pse_dll_power_level_mode(M) A control variable output by the PD power control state diagram (Figure 33–49) that indicates the power level of the PSE by				
33	which the PD is being powered over mode M.				
34	Values:				
35 36	1: The PSE has allocated Class 3 power or less (default). 2: The PSE has allocated Class 4 power.				
37	3: The PSE has allocated Class 5				
	38				
	PSE dll_power_type is the same for Mode A and Mode B.				
41	pse_dll_power_type				
42	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type				
42 43	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1.				
42 43 44 45	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE.				
42 43 44 45 46	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values:				
42 43 44 45 46 47	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
42 43 44 45 46 47 48 49	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE.				
42 43 44 45 46 47 48 49 50	<pre> pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD_to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values:</pre>				
42 43 44 45 46 47 48 49 50 51	<pre>yse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values: 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less.</pre>				
42 43 44 45 46 47 48 49 50 51 52 53	<pre> pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD_to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values:</pre>				
42 43 44 45 46 47 48 49 50 51 52 53 54	 pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values: 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less. 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less. 5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less. 				
42 43 44 45 46 47 48 49 50 51 52 53 54 55	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values: 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less. 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less. 5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less. VPD_mode(M)				
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values: 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less. 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less. 5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less. VPD_mode(M) Voltage at the PD PI as defined in 1.4.425 over mode M.				
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	pse_dll_power_type A control variable output by the PD power control state diagram (Figure 33-49) that indicates the PSE type connected to the PD to mode M as 1 or 2, see 79.3.2.4.1. Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE. pse_power_level_mode(M) A control variable that indicates to the PD over mode M the level of power the PSE is supplying. Values: 3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less. 4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less. 5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less. VPD_mode(M)				

Dual-signature state machine baseline text Rev 006. November 2016. Darshan Yair.

1 All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting upon 2 entering a state where "stop x timer" is asserted.

3 tpowerdly timer mode(M)

A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode M and class 5

4 5 6 7 8 Type 4 dual-signature PDs from drawing more than Class 2 power over mode M during the PSE's inrush period; see Tdelay-2P in Table 33–31.

33.3.3.14 Type 3 and Type 4 dual-signature functions

9 do class timing mode(M) 10

- This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the class event over Mode M. The class event timing requirements are defined in Table 33–29. This function returns the following variable:
 - long class event mode(M): A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.9) the PD should use. Values: TRUE: The PSE is identified as a Type 3 or Type 4 PSE.
 - FALSE: The PSE is identified as a Type 1 or Type 2 PSE.

19 2. Make the following changes to the state diagram:

- 20 Page 145 Figure 33-33: Replace "Vpd(M)" with "Vpd mode(M)"
- 21 Page 146 Figure 33-33: Update the stste machine as follows:

(*) Same improvement was used in single-signature state diagram and may be implemented here as well. (**) It is pse_power_level and not pse_power_type as in the approved baseline from September 2016 and was not implemented. See ref 1.

22

11

12

13 14


15

16

17

18

1 Make the following changes in Figure 33-33 on page 136 (marked in <u>Blue</u>):





Base Line ends here

Revision History

#	Revision	Draft	Changes made
1	002	1.8	
2	003	2.0	 Deleting unused variables. Deleting suffix "mode A' from nd_dll_onehled and delete
			2. Deleting suffix "modeA' from pd_dll_enabled and delete pd_dll_enabled_modeB
			3. pse_dll_power_type was added.
			4. Figures 33-33 and 33-34 where updated accordingly.
3	004		Optional solution to further simplifying dual-signature state machine was added (Option B). Suffix "X" was changed to "Y"
			since "X" is used in other places.
4	006		Updates for D2.1 after adopting option B.

Dual-signature state machine baseline text Rev 006. November 2016. Darshan Yair.