



# pse\_dll\_power\_type

Heath Stewart

# pse\_power\_type Phrasing Indicative of Overwhelmed Variable

pse\_dll\_power\_type

A control variable output by the PD power control state diagram, defined in Figure 33–49, that indicates the PSE Type as 1 or 2, see 79.3.2.4.1.

Values:

- 1: The PSE is a Type 1 PSE, ~~for a Type 1 PSE~~
- 2: The PSE is a ~~Type 2 not a Type 1 PSE, for Type 2, Type 3, or Type 4 PSEs~~

## Step One


Improve pse\_dll\_power\_type description

# pse\_power\_type Usage and Validation

- Type 1 and 2 PSE SM
  - parameter\_type
- Type 3 and 4 PSE SM
  - **<none>**
- Type 1 and 2 PD SM
  - pse\_dll\_power\_type
  - pse\_power\_type
- Type 3 and 4 SS PD SM
  - pse\_dll\_power\_type
  - pse\_power\_level
- Type 3 and 4 DS PD SM
  - pse\_dll\_power\_type
  - pse\_power\_level\_mode(M)
- PD Power Control SM
  - aLldpXdot3RemPowerType
  - pd\_dll\_power\_type
  - parameter\_type
- PSE Power Control SM
  - aLldpXdot3RemPowerType
  - pse\_power\_type
  - pse\_dll\_power\_type

## Step Two

Validate step one change by following  
pse\_dll\_power\_type



# Context – Type 1 / Type 2 PD SM

- pse\_power\_type is used to inform the DLL via the Power Control SM of the attached PSE's Type (1 or 2)




Figure 33-31—Type 1 and Type 2 PD state diagram



# Additional Issue – Type 3 / Type 4 SS PD SM

- tpowerdly\_timer should block DLL\_ENABLE (thus MDI\_POWER2)
- pse\_power\_level is the analogue of the Type 1/Type 2 PSE pse\_power\_type
  - pse\_dll\_power\_type of D2.0 is incorrect





Figure 33–32—Type 3 and Type 4 single-signature PD state diagram (continued)

# Additional Issue – Type 3 / Type 4 DS PD SM

- MDI\_POWER\_DELAY can collapse out (per YD #83)
  - Needed for rest of solution thus repeated here
- tpowerdly\_timer should block DLL\_ENABLE (thus MDI\_POWER2)



# Additional Issue – Type 3 / Type 4 DS PD SM

- Per YD #69
  - pse\_power\_type should be pse\_power\_level\_mode(M)
  - pse\_power\_level\_mode(M) is the analogue of the Type 1/Type 2 PSE pse\_power\_type




Figure 33–33—Type 3 and Type 4 dual-signature PD state diagram (continued)

# Additional Issue – PSE Type Identification

## 33.3.7 PSE Type identification

A Type 2 PD shall identify the PSE Type as either Type 1 or Type 2 as shown in Figure 33–31. The default value of `pse_power_type` is 1. After a successful Multiple-Event Physical Layer classification or Data Link Layer classification has completed, the `pse_power_type` is set to 2. The Type 2 PD resets the `pse_power_type` to ‘1’ when the PD enters the `DO_DETECTION` state.

Type 3 and Type 4 PDs may determine the Type of the PSE they are connected to by measuring the length of the first class event. The default value for `long_class_event` is `FALSE`, which indicates the PSE is a Type 1 or Type 2 PSE. The PD may set `long_class_event` to `TRUE` if the first class event is longer than `TLCE_PD min` and shall set `long_class_event` to `TRUE` if the first class event is longer than `TLCE_PD max`. This indicates the PSE is Type 3 or Type 4 PSE. This determination allows the PD to make use of short MPS to reduce standby power

This text may need to be touched based on closure with  
PSE/PD Power Control SMs (next two slides)



# Additional Issue – PD Power Control SM pse\_power\_type

- pse\_power\_type is undefined for Type 3/Type 4 PDs
- Instead pse\_power\_level and pse\_power\_level\_mode(M) exist




Figure 33-31—Type 1 and Type 2 PD state diagram




Figure 33-49—PD power control state diagram

Unsure of best solution...

# Additional Issue – PSE Power Control SM parameter\_type

- parameter\_type is undefined for Type 3/Type 4 PSEs
- Unsure of best solution...




Figure 33-13—Type 1 and Type 2 PSE state diagram




Figure 33-48—PSE power control state diagram