Remedies for comments #105, #106, #107 IEEE802.3bt Draft 2.1 Annex 33C

rev.: 1.2

Miklos Lukacs (Silicon Labs) | 12 Nov 2016

Connection Check sequence diagrams

comments #106,107

33C.1 Type 3 and Type 4 CC_DET_SEQ timing diagrams

Each of the following sample timing diagrams shows a PSE performing a sequence of connection check, detection, classification, power up and power on events. A PSE implements one or more of the four defined CC_DET_SEQ sequence based on the results of detection, connection check and 4PID.

When the result of the connection check is dual the alternatives are controlled by the semi-independent dual-signature state machine. In this case the detection, classification and power up may not be synchronized between the alternatives.

CC_DET_SEQ=0 when the result of connection check is <u>dual</u> and Class_4PID_mult_events_sec is TRUE comments #106,107

Primary Alt CC Det Class PwrUp Secondary Alt CC Det Class PwrUp

Figure 33C-2 in Draft 2.1

Figure 33C–2—PSE implementing CC_DET_SEQ=0, <u>do_cxn_chk</u> result is dual, simultaneous power on



CC_DET_SEQ=1 when the result of connection check is <u>dual</u> and Class_4PID_mult_events_sec is TRUE comments #106,107

Figure 33C-5 in Draft 2.1



Figure 33C–5—PSE implementing CC_DET_SEQ=1, <u>do_cxn_chk</u> result is dual, simultaneous power on



CC_DET_SEQ=1 when the result of connection check is <u>dual</u> and Class_4PID_mult_events_sec is TRUE comments #106,107

Figure 33C-8 in Draft 2.1



Figure 33C–8—PSE implementing CC_DET_SEQ=2, <u>do_cxn_chk</u> result is dual, simultaneous power on



Single-Event classification

comment #105

Figure 33C-13 in Draft 2.1



Figure 33C–13—PSE Single-Event Physical Layer classification

Proposed new Figure 33C-13



Thank You!