cisco

Type 3/Type 4 PSE State Diagram

With Proposed CC & Detection Sequencing & Timing Constraints

Chris Bullock, Cisco Dylan Walker, Cisco

IEEE 802.3bt Task Force September 2015 Supporters: Fred Schindler, Seen Simply Yair Darshan, MSSC Sesha Panguluri, Broadcom Miklos Lukacs, Silicon Labs Lennart Yseboodt, Philips

Jean Picard, TI Gaoling Zou, Maxim Pavlick Rimboin, MSSC Shahar Feldman, MSSC Matthias Wendt, Philips

Background

- Mechanism, sequencing, and timing of Connection Check (CC) are left to the reader in D1.2
- Intent has been to provide utmost implementation flexibility
- Increases the complexity of the PSE State Diagram (SD) and the standard in general, and may lead to poor implementations

• <u>Goals</u>:

- Define enough aspects of CC that implementation flexibility and PSE SD complexity are optimally balanced
- > Motion in Type 3/Type 4 PSE SD for review during D1.3 comment cycle

CC & Detection Sequencing

- Propose to restrict the number of permitted sequences for CC and Detection to <u>3</u>
 - \succ CC \rightarrow Detection
 - $\succ \text{ Detection ALT}_A/B \rightarrow CC \rightarrow \text{Detection ALT}_B/A$
 - Simultaneous CC & Detection
- Provides several implementation options while reining in PSE SD complexity

Sequence 0: $CC \rightarrow Detection$



$CC \rightarrow DET (SS PD)$



- Tcc-min (>200ms) to circumvent cable-plug issue
- Sequence remains viable and most of the implementation details are left to the reader

$CC \rightarrow DET$ (Type 3/Type 4 DS PD)



$CC \rightarrow DET$ (Type 1/Type 2 DS PD)



Sequence 1: Detection ALT_A/B \rightarrow CC \rightarrow Detection ALT_B/A



DET \rightarrow **CC** \rightarrow **DET** (SS PD)



• CC timing is more stringent than for Sequence 1, but still perfectly viable

DET \rightarrow **CC** \rightarrow **DET** (Type 3/Type 4 DS PD)



- D1.2 states that Tdet2det "Applies only when connected to a single-signature PD (TBD)."
- Tdet2det always applies for DS PDs with this sequence

DET \rightarrow **CC** \rightarrow **DET** (Type 1/Type 2 DS PD)



Sequence 2: Simultaneous CC & Detection



Simul. CC & DET (SS PD)



Simul. CC & DET (Type 3/Type 4 DS PD)



Simul. CC & DET (Type 1/Type 2 DS PD)



Type 3/Type 4 PSE SD: Vision & Some Key Points



Approach

- Keep Type 3/Type 4 PSE SD distinct from existing Type 1/Type 2 SD
 - > Ensures that current SD format and functionality are retained
 - > Allows for a higher degree of optimization to the new SD
- Create a flat (non-hierarchical) SD
- Support all sequences detailed in this presentation
- Include and ascertain 4PID as it exists today
- Generate new text that defines the states, functions, timers, variables, and constants used









ad tad ta CISCO

•

21

Type 3/Type 4 PSE SD: Next Steps



Next Steps

- Modify Classification SD
 - Should describe Type 3/Type 4 behavior only
 - Should include mutual ID
 - > Will connect to the PSE SD with unique off-page identifiers
- Incorporate Autoclass
- Add support for staggered power up of Type 3/Type 4 DS PDs
- Continue to iterate per review feedback from the TF
- Address testability

References



References

- <u>http://www.ieee802.org/3/bt/public/jul15/Walker_1_0715_r</u>
 <u>ev_3.pdf</u>
- <u>http://www.ieee802.org/3/bt/public/jun15/abramson_01bt_0615.pdf</u>
- <u>http://www.ieee802.org/3/bt/public/sep14/dwelley_01_091</u>
 <u>4.pdf</u>