



Supporters:

Lennart Yseboodt / Philips
Chris Bullock / Cisco
Dylan Walker / Cisco
Matthias Wendt / Philips
David Trembly / HP
Sesha Panguluri / Broadcom
Jean Pickard / TI
Faisal Ahmad / Acros Silicon
Miklós Lukács / Silabs
Rick Frosch / PHIHONG
Fred Schindler/ Seen Simply
Pavlik Rimboim / MSSC
Dinh Thuyen / Pulse Electronic
Brian Buckmeier / BEL

Analysis of:
linrush for Type 3 and 4 PSEs
IEEE802.3bt
September 2015

Yair Darshan

Objectives

- To suggest inrush limits for Type 3 and Type 4 PDs in order to:
 - Support CFI/Objectives promise for medium and high power PDs
 - To ensure that PSE can support it without further requirements from PD
 - System wise cost effective solution by differentiating Type 3 from Type 4
 - No additional burden on PSE or PD
- It is a compromise proposal for moving the standard work forward

Proposal Summary

#	Parameter	Symbol	Units	Min	Max	PSE Type	Additional Information
5	Output current in POWER_UP state	linrush	A	0.4	See Info	1,2,3, 4	When operated over 2P. When operated over 4-pair with class 0-4 PDs. For Type 1 and Type 2 PDs. See 33.2.7.5. Max value defined by Figure 33-13.
5a	Output current per pairset in POWER_UP state	linrush-2P	A	0.2	See Info	3	For class 5-6 PDs. Optionally, for both pairsets, total linrush is 0.4A minimum, 0.9A maximum. See 33.2.7.5. Max value defined by Figure 33-13.
5a 5b	Output current per pairset in POWER_UP state	linrush-2P	A	0.4	See Info	4	For class 7-8 PDs. See 33.2.7.5. Max value defined by Figure 33-13. Optionally for both pairsets, total linrush is 0.8A minimum, 0.9A maximum.

To update the text in 33.3.7.3 to reflect that the Cport which PSE is responsible to limit linrush-2P per the following:
 For Type 1-3 PSE all classes: 180uF for SS PD.
 For Type 4 PSE classes 7-8: 360uF for SS PD.

See also slide 7 for addressing Cport

Discussion

Thank You

Additional Information are presented in the Annexes next

Backup Slides

Proposal for updating 33.3.7.3 page 271 lines 51-54

■ Change to:

For Type 1,2 and 3 PSEs:

Input inrush current at startup is limited by the PSE if CPort per pairset < 180 μ F, as specified in Table 33–11.

If CPort per pairset \geq 180 μ F, input inrush current shall be limited by the PD so that IInrush_PD per pairset max is satisfied.

For Type 4PSEs:

Input inrush current at startup is limited by the PSE if CPort per pairset < 360 μ F, as specified in Table 33–11.

If CPort per pairset \geq 360 μ F, input inrush current shall be limited by the PD so that IInrush_PD per pairset max is satisfied.

Notes: Cport per pair set is defined in the note in page 272 lines 6-9.

Cport in Table 33–18 is the total PD input capacitance during POWER UP and POWER ON states that a PSE sees when connected to a single-signature PD over a pairset or both pairsets. When PSE is connected to dual-signature PDs, Cport value requirements are specified in 33.2.7.6. See PSE-PD simplified Cport implementation model in Annex TBD.

Background and list of resources

- POWERUP model is based on the principle used to derive Type 1 and Type 2 POWER UP specifications
 - POWER UP model: Annex A.
 - PD Typical Block Diagram: Annex B.
 - Clarifying definition of Cport for SS PD. Annex C1 and C2.
 - What affects Cport_max Annex D1 and D2.
 - Calculating PD Cin and Cout in DC/DC converter Annex E
- Calculating minimum PSE Inrush current required to charge PD effective Cport to Vport Annex F1 and F2
- Analyzing SS PD Types 2,3, and 4 for Cport_max to be supported by PSE Annex F3, F4 and F5.
- Method for compliance PD test setup for PSE implementation independent POWER UP requirements Annex G1 and G2
- New feature for faster POWER UP, lower power loss supports all high power PD loads. Annex H

Research Conclusions

- a) Type-2 SS PDs require 50uF input capacitance, have an effective capacitance of 100uF and are allowed to be within 180uF without additional PD burden.
- b) Type-3 SS PDs consume 2x the power of Type-2 PDs and may require 200uF to 235uF however it is recommended that the effective capacitance will stay total 180uF seen by 4P PSE.
- c) Type-4 SS PDs consume ~4x the power of Type-2 PDs and may require at least 400uF-440uF. However it is recommended that the effective capacitance be increased to 360uF (TVs).
- d) PSE Input inrush currents need to stay 0.4A min to 0.45A max per pair set as is in the draft currently. **This will keep the same electric charge (linrush x Cport) per pair set as it was for Type 2.** This arrangement easily support 360uF for Type 4 PDs without additional PSE or PD burden.
- e) Type 4 SS PDs that have operating mode of 60W and below, can still use total 180uF.
- f) For Type 4:It is also found that it will not be possible to specify total low linrush over 4P e.g. 0.4A min and 0.9A max due to interoperability problems (PDs will not work with all PSE due to shortage in startup energy).
- g) Cport for SS PD that is seen by the PSE has the same value if PSE is connected to the PD via 2P or 4P. It means that $C_{port} \leq 180\mu\text{F}$ per pair set for SS PD as currently in the spec forces 360uF at the SS PD OUTPUT Diode Bridge. However Type 3 SS PD don't need 360uF to be supported by PSE. Type 4 does.


The problem in Type 4 systems

- If we will agree to 0.4A total min for Type 4 then Tinrush will be at worst case conditions:
- $T_{inrush} = 180\mu F * 57V / (0.4A - 0.35A) = 205msec >> 50msec.$
- $T_{inrush} = 360\mu F * 57V / (0.4A - 0.35A) = 410msec >> 50msec.$
- But if we allow 0.8A total min (0.9A max) or 0.4A-0.45A per pairset as currently the spec is:
- $T_{inrush} = 180\mu F * 57V / (0.8A - 0.35A) = 22msec < 50msec$
- $T_{inrush} = 360\mu F * 57V / (0.8A - 0.35A) = 45.6msec < 50msec$
- Type 4 PSE is positioned as high power, intended to support high power PD Inrush, reliably and fast.
 - There is no additional cost to PSE nor PD.

Interoperability Check

- **Type 3 SS (60W) PD with 180uF total input cap connected to Type 1/2 PSEs**
 - They will not motor boat at POWERUP → OK
 - They will motor boat at POWER ON unless PD has 15W or 25.5W total operating mode → OK.
- **Type 4 SS PD 360uF/90W connected to Type 1 or 2 PSE.**
 - If the PD can work with Type 1 or Type 2 power levels
 - PD should use a Cport < 180uF
 - Will interoperate with all PSEs → No issue
 - If the PD cannot work at Type 1 or Type 2 levels
 - PD may use a Cport of 360uF to take advantage of Type 4 enhanced inrush capability
 - It will motorboat with Type 1/2 PSE during STARTUP AND at POWER ON → Could not work anyway, will motorboat also with 180uF.

Annex A: System POWER UP Model




- PSE guarantees I_{inrush_min} over each pair set.
- PD has to finish PD inrush within 50msec max.

Regardless of:

- $I_R(t)$ value (350mA max) during I_{inrush} period
- $C_{port}(t)$ profile.

— $I_R(t)$ and $C_{port}(t)$ are time depended. When PWM starts operation, secondary capacitive loads WHEN connected the DC/DC output are reflected to the PD input.


$$V_c = V_{port} = \int_0^{T_{sd}} \frac{(I_{inrush} - I_R(t))}{C(t)} \cdot dt$$



$V_{port-PD}$ may vary due to primary and secondary start ups but eventually will reach to steady state!

$$T_{inrush} \cong \sum_{i=1}^n \frac{C_i \cdot \Delta V(C_i)}{(I_{inrush} - I_{R_i})} \leq T_{st}$$


Annex B: PD Typical Block Diagram (Type 1 and 2)



- There is mandatory minimum capacitance for a compliant PD (=5.05uF).
- When PSE is tested for compliance, it must contain minimum capacitance requirement.
- Cport is defined for the sum of all capacitive components at PD input AND all the reflected PD DC/DC output capacitors (Cout1, Cout2 etc.)
- Type 2 maximum TOTAL equivalent Input capacitance that PSE has to support with I_inrush_min is 180uF. It includes Cin+Cpd_d+ Reflected Cout1 etc.


Annex C1: Cport interpretation problem with SS PD PER D1.1 SPEC.

- Current spec requires PSE to support $\leq 180\mu\text{F}$ per pair-set which is total sum of $\leq 360\mu\text{F}$ for Type 3 and 4.
- Analyzing how it is implement in Single Signature PD.....



- The problem is:
- Type 4 PD requires 360uF/90W to be supported by PSE.
- PSE don't see 180uF per pair set. It will see 360uF. Text need to be modified.
- No interoperability issue for Type 4 PD connected to Type 1 PSE. [See interoperability slide.](#)


Annex C2: Cport proposed definition for SS PD.



- This is clear definition for Cport when SS PD is used.
- C_x is the same regardless if it is 2P or 4P operation as physically seen by PSE.

Annex D1: What affects Cport_max

Simplified POWER UP behavior model Tdelay=80msec
for >Type 2



$$C_{port} = C_{in} + ssf(t) \cdot k^2 \cdot C_{out}$$


$$C_{port}(Pin) \cong (C_{in} + ssf(t) \cdot k^2 \cdot C_{out}) \cdot \left(\frac{Pin}{25.5} \right)^{(1+\alpha)}$$

- $ssf(t)$ =soft start function time delay affects V_{out}/V_{in} value over time.
- $k=V_{out}/V_{in}$ ratio
- $Pin/25.5$ is the power increased related to Type 2 power as reference.
- $\alpha < 1$ is representing a power conversion topology factor. A also depends on Pin .

- **If we want to Increasing $Pin[W]$ and keep the same \$/W as Type 2 and Type 2 design and performance of:**
 - Meeting $linrush$ time =50msec max AND
 - Using same $ssf(t)$ timing AND
 - Keeping the same heat dissipation on C_{in} and C_{out} AND
 - Keep the voltage and current transient performance of Type 2 **AND**
 - Then C_{in} and C_{out} must increased AND total $linrush_min$ must be increased to support it.

Annex D2: PD Cport possible variations during POWERUP time duration

$$C_{port}(t) \cong 0.05\mu F + C_{in} + u(t - \tau_1) \cdot C_{out_1} \left(\frac{V_{out}(t)}{V_{in}(t)} \right)^2 + u(t - \tau_2) \cdot C_{out_2} \left(\frac{V_{out}(t)}{V_{in}(t)} \right)^2 \dots$$



Behavioral qualitative description of PD input capacitance over time.

Notes:

1. t_1, t_2, t_3 and t_4 are implementation specifics.
2. Slopes of capacitance change is function of DC/DC transfer function and soft start.

- Regardless of actual C_{port} profile (implementation specifics), PD must get to steady state ($V_{port-PD} \frac{dv}{dt} \rightarrow \varepsilon$, practical $\varepsilon \cong 0.01$) within 50msec.
- Only PD physics affect the completion of PD Inrush.
- PSE Tinrush timer has no effect on the completion of PD inrush time.

Annex E: Calculating PD Cin and Cout in DC/DC converter

- Pin=PD DC/DC input power
- Pout=DC/DC output power
- dVpp is the ripple peak to peak required.
- Iinrush-2P_PSE=PSE guaranteed minimum inrush current
- Iload=PD load input current limited to 350mA during PD POWERUP phase.
- Vin=PD DC/DC input voltage
- Fs=DC/DC switching frequency
- Lm=DC/DC primary side magnetizing inductance of inductor or transformer or coupled inductor.
- Ls=DC/DC secondary side magnetizing inductance of inductor or transformer or coupled inductor.
- Ktop= Topology factor i.e. buck, Boost Flyback etc. It is not given here. Assume K=1 for this discussion.
- The following are practical approximations for Flyback topology with sufficient accuracy for this discussion.
- Cin is approximated by
$$C_{in} \cong k_{top} \cdot \left(\frac{P_{in}}{V_{in} \cdot F_s} + \frac{V_{in} \cdot D^2}{L_m \cdot F_s^2} \right) \cdot \frac{1}{dv_{pp}}$$
- Cout is approximated by
$$C_{out} \cong k_{top} \cdot \left(\frac{P_{out}}{V_{out} \cdot F_s} + \frac{V_{in} \cdot (1-D)^2}{L_s \cdot F_s^2} \right) \cdot \frac{1}{dv_{pp}}$$
- Reflected Cout to the Input, Cinref is approximated $(V_{out}/V_{in})^2$ and is started to be reflected to the input upon PWM controller starting point which is PD input voltage dependent and soft start i.e. time dependent as well.
- Total PD port maximum capacitance is Cin+ Cinref.

Annex F1: Calculating minimum PSE Inrush current required to charge PD effective Cport to Vport

- IR start time is undefined in the current standard, it is assumed that IR(t) starts to reduce Inrush to (Inrush_min- IR(t)) at t=0 although typically IR(t) will start to affect only when PWM starts at Von and with additional delay of the soft start mechanism. (At low value of Cport, soft start must be short and we will reach Von very quickly so it is fair working assumption)

$$I_{charge} \cdot Tinrush = Q_{TOTAL} = \sum_{i=1}^n C_i \cdot \Delta Vi$$

$$(I_{inrush_{min}} - I_{Ri}) \cdot Tinrush = Q_{TOTAL} = \sum_{i=1}^n C_i \cdot \Delta Vi$$

$$I_{inrush_{min}} = I_{Ri} + \frac{\sum_{i=1}^n C_i \cdot \Delta Vi}{Tinrush}$$

- See Annex F2 for calculated examples

Annex F2: Calculating minimum PSE Inrush current required to charge PD effective Cport to Vport within 50msec.

#	PD Type	linrush_min[A]	Vpse [V]	Rch_max [Ω]	Vpd_max[V]	Pin [W]	Iload [A]	Cport [uF]	Notes
		Eq-1			$=V_{pse} - R_{ch} * P_{pse} / V_{pse}$			Annex A	
1	2	0.432	50	12.5	42.50	25.5	0.35	97	Typical DC/DC input total Cin+Cinref minimum requirement
2	2	0.503	50	12.5	42.50	25.5	0.35	180	Spec. Requirement
3	2	0.523	55	12.5	48.18	25.5	0.35	180	
4	2	0.532	57	12.5	50.42	25.5	0.35	180	
5	3	0.532	50	6.25	42.50	51	0.35	214*	
6	3	0.556	55	6.25	48.18	51	0.35	214*	Typical DC/DC input total Cin+Cinref minimum requirement
7	3	0.566	57	6.25	50.42	51	0.35	214*	
8	3	0.584	50	0.1	49.88	60	0.35	235*	Typical DC/DC input total Cin+Cinref minimum requirement
9	3	0.608	55	0.1	54.89	60	0.35	235*	
10	3	0.617	57	0.1	56.89	60	0.35	235*	
11	4	0.597	50	6.25	42.50	71	0.35	290*	Typical DC/DC input total Cin+Cinref minimum requirement
12	4	0.629	55	6.25	48.18	71	0.35	290*	
13	4	0.642	57	6.25	50.42	71	0.35	290*	
14	4	0.679	52	6.25	41.18	90	0.35	400	Typical DC/DC input total Cin+Cinref minimum requirement
15	4	0.708	55	6.25	44.77	90	0.35	400	
16	4	0.765	57	6.25	47.13	90	0.35	440	
17	4	0.806	52	0.1	51.81	100	0.35	440	Typical DC/DC input total Cin+Cinref minimum requirement
18	4	0.832	55	0.1	54.82	100	0.35	440	
19	4	0.850	57	0.1	56.82	100	0.35	440	

Calculated for 1Vpp ripple criteria

Annex F3: Analyzing Type 2 PD

- Cport is 180uF
- PD $T_{inrush} = C_{port} \cdot V_{in} / I_{charge} \leq 50 \text{mSec}$ may be hard to meet at worst case conditions.
($T_{inrush} = 180 \mu\text{F} \cdot 57 \text{V} / (0.4 \text{A} - 0.35 \text{A}) = 205 \text{msec} \gg 50 \text{msec max}$.)
- As a result PD designer had to optimize between all the following parameters:
 - Cport < 180uF or
 - Design to operate at steady state at 30V to 42V or
 - Not consuming 350mA during full PD Inrush time by using longer SSF time delay or
 - Switch on other capacitive loads much after PDPOWER UP period or
 - All combinations of the above means.
- As a result typical Type 2 PDs were used ~100uF total Cport or lower to meet the 50msec max PD inrush time.
- It was also sufficient from power level considerations as described in [What affects Cport_max slide for cost effective power conversion topologies](#).

Annex F4: Analyzing Type 3 Single Signature PD

- Type 3 is 2x25.5W hence need ~2x the capacitance ~ 200uF
- Worst case calculation results with 200uF to 235uF for 51W PDs and 60W (Extended power). [See calculations in Annex A2-1, A2-2](#)
- **In order to meet same Type 2 constrains, we need to:**
- Increase `linrush_min` from 0.4A to ~0.8A.
- **Conclusions:**
- `linrush_min` total for Type 3: 0.8A min.
- `linrush_min` per pair set=0.4A (maximum 0.45A).
- `Cport` for Type 3 SS PD=180uF max in order to be supported by PSE

Annex F5: Analyzing Type 3 Single Signature PD

- Type 4 is ~4X Type 2 Power hence needs 400uF to 440uF for 71W PDs and 90W (Extended power).
- We can reduce it to 360uF if and only if $linrush_min$ total = 0.8A min.
 - (Allows some flexibility)
- See calculations in Annex A2-1, A2-2.
- **Conclusions:**
- $linrush_min$ for Type 4: 0.8A min.
- $linrush_min$ per pair set=0.4A (maximum 0.45A).
- Cport for Type 4 SS PD=360uF max in order to be supported by PSE.

Annex G1 method for compliance PD test setup for PSE implementation independent POWER UP requirements

- Worst case calculation for I_{inrush} from Annex F:

$$I_{inrush}_{min} = I_{Ri} + \frac{\sum_{i=1}^n C_i \cdot \Delta Vi}{50m\ sec}$$

- C_i are the capacitors value at the PD input including capacitors that are in the output and are reflected to the input during PD startup time duration.
- I_R is limited to 350mA
- The above means that for Type 1 and 2 the maximum available startup charge is:

$(0.4A - 0.35A) \cdot 50m\ sec = \sum_{i=1}^n C_i \cdot \Delta Vi = 0.0025\ Coulomb$ which limits possible $\sum_{i=1}^n C_i \cdot \Delta Vi = C_{port} \cdot V_{port_PD}$ operating combinations for the PD designer.

This conclusion sets the way for compliance PD test setup for checking if PSE meets its POWERUP requirements regardless the method it is using to support POWERUP.

See Annex C for compliant PD test setup for testing PSE POWERUP I_{inrush} and T_{inrush} requirements.

Annex G2: compliant PD test setup for testing PSE POWERUP Inrush and Tinrush requirements

- PSE has to supply startup energy for the worst case conditions.
- The PD test setup will contain big capacitor at its input so Inrush can be monitored for at least 50msec.
- Worst case STARTUP energy is given by:

- $0.5 \cdot V_{pse_max} \cdot I_{inrush_max} \cdot T_{inrush_min} = 0.5 \cdot C \cdot V_{pse_max}^2$.
Resulting with $I_{inrush_max} \cdot T_{inrush_min} = C \cdot V_{pse_max}$


- C_{in_min} in the test setup is:
 $I_{inrush_max} \cdot T_{inrush_min} / V_{pse_max} = 0.45 \cdot 0.05 / 57 = 394 \mu F$.

- Use 400uF min and measure I_{port} that is within I_{inrush_min}/max range for at least 50ms.

- **Advantages:**

- Implementation independent if PSE uses Tinrush timer or legacy POWERUP to determine PD ended inrush process.
 - Simple proof that PSE delivers I_{inrush_min} for at least 50msec.
- Real compliant PD with capacitive load.
- Uses only the correct stress on PSE circuitry compared to uncompliant PD test setups that is using constant current source of >450mA which represent short circuit condition (twice the energy) and not POWERUP which is half the energy as calculated above.
- The above is for each pair set. As a result, Type 1, 2, 3 and 4 can be tested with 400uF min at each pair set of the PD test setup.

Compliant PD test set up



Annex H: New feature for faster POWER UP, higher probability for successful startup, supports all high power PD loads

- Supporting High PD Cport to meet maximum 50msec PD linrush time can be implemented without additional burden on PSE or PD by the following new optional feature:
- Allow higher Inrush_max per pair set i.e. >450mA after TBD time from PSE POWER UP and before Tinrush_min.
- Benefits:
 - a) Reducing dynamic stress on the MOSFET during POWER UP
 - b) Reach faster startup with lower probability for startup oscillations
 - c) Handle different load behavior during startup that is time dependent.

