¹ Dual-signature PD state diagram updates

3	Comment (clause 33.3.3.12 #251 page 130 line 24)			
4	The following changes are required in the dual-signature PD variable list in clause			
5	33.3.3.12 and in the dual-signature Type 3 and 4 PD state machines Figure 33-33			
6	and Figure 33-34:			
7	1. The exits from DLL_ENABLE in Figure 33-33 page 136 and Figure-34 page 138			
8 9	should be update according to the exits in Figure 33-32 page 129 with the prefix modeA and modeB			
10	2 There is no need for DLL ENABLE mode Δ/B due to the fact that if DLL is			
11	enabled it is done for all nowered pairs			
12	3. There is also no need for pd dll enable modeA and pd dll enable modeB			
13	due to the fact that if DLL is enabled, it is done for all powered pairs.			
14	4. In figure 33-33, DO CLASS EVENT5 and DO MARK EVENT4, the suffix			
15	"_modeA is missing.			
16	5. In figure 33-34, DO_CLASS_EVENT5 and DO_MARK_EVENT4, the suffix			
17	"_modeB is missing.			
18	6. To verify that all changes will be in sync with Figure 33-50.			
19				
20	See "OPTION A" suggested remedy for reference in the next pages.			
21				
22	7. Consider to further simplifying the whole dual-signature state machine and			
23	its constant, variable, timers and functions starting at page 129 up to page			
24	138 by doing the following actions:			
25	All constants, variables, timers and functions that ends with the suffix _modeA i.e.			
26	parameter_name_modeA (e.g. pd_req_class_modeA) will be change to			
27	parameter_nameY where the suffix "Y" will be "A" or "B".			
28	a) All constants, variables, timers and functions that ends with the suffix			
29	_modeB will be deleted.			
30	b) Figure 33-33 will be updated with the new suffix "Y".			
31	c) Figure 33-34 will be deleted.			
32				
33	See "OPTION B" suggested remedy for reference in the next pages.			
34				

Baseline starts at next page: 1 2 3 Suggested Remedy – Option A 4 5 Make the following changes: 6 33.3.3.11 Type 3 and Type 4 dual-signature constants 7 This is not part of the base line Work need to be done to verify that single signature and dual-signature state machine and their variable list are sync with DLL state machines Figure 33-49 and Figure 33-50. 8 9 Editor Note: DLL PSE and PD power control state diagram (Figure 33-49 and Figure 33-50) need to 10 be evaluated and sync with the single signature and dual-signature PD state machine. 11 12 The PD state diagram uses the following constants: 13 14 VReset Reset voltage per pairset (see Table 33–26) 15 VReset th $\begin{array}{c} 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ \end{array}$ Reset voltage threshold per pairset (see Table 33-26) VMark th Mark event voltage threshold per pairset (see Table 33-26) pd req class modeA A constant indicating the requested Class of the PD over mode A. Values: 1: The PD requests Class 1. 2: The PD requests Class 2. 3: The PD requests Class 3. 4: The PD requests Class 4. 5: The PD requests Class 5. pd_req_class_modeB A constant indicating the requested Class of the PD over mode B. Values: 1: The PD requests Class 1. 2: The PD requests Class 2. 3: The PD requests Class 3. 4: The PD requests Class 4. 5: The PD requests Class 5.

1 33.3.3.12 Type 3 and Type 4 dual-signature variables

 $\begin{array}{c} 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \end{array}$

 $\begin{array}{c} 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43\\ 44 \end{array}$

The PD state diagram uses the following variables:	
mdi_power_required_modeA A control variable indicating that over mode A, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values: FALSE:PD functionality is disabled. TRUE:PD functionality is enabled.	
mdi_power_required_modeB A control variable indicating that over mode B, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values: FALSE:PD functionality is disabled. TRUE:PD functionality is enabled.	
This is not part of the base line	
When dual-signature DLL is enabled, it is enabled for both pairset. As a result pd_dll_enabled variable is the same for both modeA and modeB.	
pd_dll_enabled _modeA A variable indicating whether the Data Link Layer classification mechanism is enabled. Values: FALSE:Data Link Layer classification is not enabled. TRUE:Data Link Layer classification is enabled.	
pd_dll_enabled_modeB — A variable indicating whether the Data Link Layer classification mechanism is enabled over mode B. Values: FALSE:Data Link Layer classification is not enabled.	
TRUE:Data Link Layer classification is enabled	
pd_max_power_modeA A control variable indicating the max power that the PD may draw from the PSE over mode A. See power classifications in Table 33–28. Values:	
1: PD may draw Class 1 power	
2: PD may draw Class 2 power	
3: PD may draw Class 3 power	
4. rD may draw Class 4 power 5: PD may draw Class 5 nower	

$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \end{array} $	pd_max_power_modeB A control variable indicating the max power that the PD may draw from the PSE over mode B. See power classifications in Table 33–28.			
4	Values:			
Ş	1: PD may draw Class I power			
6	2: PD may draw Class 2 power			
7	3: PD may draw Class 3 power			
8	4. PD may draw Class 4 power			
9	5: PD may draw Class 5 power			
10				
11	nd most model			
11	pu reset modeA			
12	An implementation-specific control variable that unconditionally resets the PD state diagram over mode A to the			
13	OFFLINE_modeA state.			
14	Values:			
15	FALSE: The device has not been reset (default).			
16	TRUE The device has been reset			
17				
18	nd reset modeB			
10	p_{1} restriction specific control variable that unconditionally rests the PD state diagram over mode P to the			
20	An implementation-spectra control variable that unconditionary resets the FD state diagram over mode B to the			
20	OFFLINE_modeB state.			
21	Values:			
22	FALSE: The device has not been reset (default).			
23	TRUE: The device has been reset.			
24	pd undefined modeA			
25	A control variable that indicates that the PD is in an undefined condition over mode A. The PD may or may not show			
26	a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may			
27	or may not show MPS and may change the nse nower level mode A variable			
$\frac{1}{28}$	Values.			
$\frac{20}{20}$	FALSE The DD is in a defined condition (default)			
$\frac{2}{20}$	TRUE The D is an undefined condition			
21	TRUE: The PD is an undefined condition.			
31				
32	pd_undefined_modeB			
33	A control variable that indicates that the PD is in an undefined condition over mode B. The PD may or may not show			
34	a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may			
35	or may not show MPS and may change the pse power level modeB variable.			
36	Values:			
37	FALSE The PD is in a defined condition (default)			
38	TRUE The D is an undefined condition			
30	TROE. THE TD is an underliked condition.			
10				
40				
41	power_received_modeA			
42	An indication from the circuitry that power is present on the PD's PI over mode A.			
43	Values:			
44	FALSE: The input voltage does not meet the requirements of VPort_PD in Table 33–28.			
45	TRUE: The input voltage meets the requirements of VPort_PD.			
46				
47	power received modeB			
48	An indication from the circuitry that nower is present on the PD's PL over mode R			
49	An indication from the encoding that power is present on the FD S FI over mode D.			
50	FALSE. The input voltage does not meet the requirements of Vart pain Table 22, 29			
51	TALSE. The input voltage does not meet the requirements of VPort_PD in Table 55-28.			
51	INOT. The input voltage meets the requirements of vPort_PD.			
3∠ 52				
33				
54				

1	present class sig A modeA				
2	Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over				
3	mode A.				
4	Values				
5	FALSE The PD classification signature is not to be applied to the link				
6	TPLIG: The D classification signature is to be applied to the link.				
7	TROE. The PD classification signature is to be applied to the link.				
/					
8					
9	present_class_sig_A_modeB				
10	Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over				
11	mode B.				
12	Values:				
13	FALSE: The PD classification signature is not to be applied to the link.				
14	TRUE: The PD classification signature is to be applied to the link.				
15					
16	nresent class sig B modeA				
17	Control presenting the classification signature that is used during the third class event and all subsequent class events				
18	controls presenting the classification signature that is used during the third class event and an subsequent class events				
10	V I See 55.5.5) by the PD.				
19	values:				
20	FALSE. The PD classification signature is not to be applied to the link.				
21	TRUE: The PD classification signature is to be applied to the link.				
22					
23	present_class_sig_B_modeB				
24	Controls presenting the classification signature that is used during the third class event and all subsequent class events				
25	over mode B (see 33.3.5) by the PD.				
26	Values:				
27	FALSE: The PD classification signature is not to be applied to the link.				
28	TRUE: The PD classification signature is to be applied to the link.				
29					
30	present det sig modeA				
31	Controls presenting the detection signature (see 33.3.4) by the PD over mode A				
32	Values.				
22	values.				
22	invand. A non-vand PD detection signature is to be appried to the link over mode A regardless of any				
34	voltage above vreset applied to mode B.				
30	•				
36	valid: A valid PD detection signature is to be applied to the link over mode A regardless of any voltage				
37	above Vreset applied to mode B.				
38	either: Either a valid or non-valid PD detection signature may be applied to the link.				
39					
40	present det sig modeB				
41	Controls presenting the detection signature (see 33.3.4) by the PD over mode B.				
42	Values:				
43	invalid: A non-valid PD detection signature is to be applied to the link over mode B regardless of any				
44	voltage above Vreset applied to mode B				
45					
46	valid: A valid PD detection signature is to be applied to the link over mode P recordless of any valtage				
17	value. A value i D detection signature is to be applied to the link over mode D regardless of ally voltage above Vreset applied to mode P				
+/ 10	above vreset applied to mode B.				
40	enner. Enner a valid or non-valid PD detection signature may be applied to the link.				
49					
50					

1	present_mark_sig_modeA				
2	Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode A.				
3	Values:				
4	FALSE: The PD does not present mark event behavior.				
5	TRUE: The PD does present mark event behavior.				
6					
7	present mark sig modeB				
8	Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode B.				
9	Values:				
10	FALSE: The PD does not present mark event behavior.				
11	TRUE: The PD does present mark event behavior.				
12	1				
13	present mps modeA				
14	Controls applying MPS over mode A (see 33.3.7.10) to the PD's PI.				
15	Values:				
16	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.				
17	TRUE: The MPS is to be applied to the PD's PI.				
18					
19	present mps modeB				
20	Controls applying MPS over mode B (see 33.3.7.10) to the PD's PI.				
21	Values:				
22	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.				
23	TRUE: The MPS is to be applied to the PD's PI.				
24					
25	pse dll power level modeA				
26	A control variable output by the PD power control state diagram (Figure 33–50) that indicates the power level of the				
27	PSE by which the PD is being powered over mode A.				
28	Values:				
29	1: The PSE has allocated Class 3 power or less (default).				
30	2: The PSE has allocated Class 4 power.				
31	3: The PSE has allocated Class 5				
32					
33	pse dll power level modeB				
34	A control variable output by the PD power control state diagram (Figure 33–50) that indicates the power level of the				
35	PSE by which the PD is being powered over mode B.				
36	Values:				
37	1: The PSE has allocated Class 3 power or less (default).				
38	2: The PSE has allocated Class 4 power.				
39	3: The PSE has allocated Class 5				
40					
41					

-				
	This is not part of the base line			
	pse_dll_power_type was missing from the variable list and it is used in the state machine. In addition, For dual-			
	signature PD it is not possible that different pse_dll_power_type values for the same PSE port will be indicated by			
	the PD as for the PSE type it is connected to. As a result pse_dil_powerType_modeA and nse_dll_powerType_modeB should be merged to pse_dll_powerType_only			
2	pse_uii_powerrype_modeb should be merged to pse_uii_powerrype only.			
$\frac{2}{3}$	nse dll nower type			
4	A control variable output by the PD power control state diagram (Figure 33-50) that			
5	indicates the PSE type connected as 1 or 2, see 79.3.2.4.1.			
6 The PSE type will be set according to the pairset with the highest power cap				
7 Vlaues:				
8 1: The PSE is a Type 1 PSE, for a Type-1 PSE.				
9	2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.			
10				
11				
12	pse_power_level_modeA			
14	Values:			
15	3: The PSE has allocated the PD's requested power or Class 3 power, whichever is less.			
16	4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less.			
17	5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less.			
19	pse_power_level_modeB			
20	A control variable that indicates to the PD over mode B the level of power the PSE is supplying.			
$\frac{21}{22}$	Values: 3. The PSE has allocated the PD's requested power or Class 3 power, whichever is less			
$\frac{22}{23}$	4: The PSE has allocated the PD's requested power or Class 4 power, whichever is less.			
24	5: The PSE has allocated the PD's requested power or Class 5 power, whichever is less.			
25				
	To add to the TO DO LIST			
	The variable:			
	pse_power_type should be generated by PD Type 3 and Type 4 dual-signature state machine			
	(as pse_power_type is also needed to be generated by Type 3 and Type 4 signle-signature PD			
	state machine) in order to be used later by Figure 33-50 which is the DLL state machine and as			
	a result need to be added also to 33.6.3.3 variable list.			
	They are not required for Type 3 and 4 single or dual-signature PD state machine.			
26				
27	VPD_modeA Voltage at the PD PL as defined in 1.4.425 over mode A			
29	voltage at the 1 D 1 1 as defined in 1.4.425 over mode A.			
30	VPD_modeB			
31	Voltage at the PD PI as defined in 1.4.425 over mode B.			
52				

1 33.3.3.13 Type 3 and Type 4 dual-signature timers

2 3 All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting upon entering a state where "stop x timer" is asserted.

tpowerdly timer modeA

A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode A and

456789 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode A during the PSE's inrush period; see Tdelay-2P in Table 33-28.

- tpowerdly timer modeB
- 10 A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode B and
- 11 class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode B during the PSE's inrush
- 12 period; see Tdelay-2P in Table 33-28.
- 13

Editor to implement the latest changes regarding using long class event instead of short MPS terms regarding do class timing modeA/B functions.

14

22

23

15 33.3.3.14 Type 3 and Type 4 dual-signature functions

16 do class timing modeA

17 This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the

- 18 length of the class event over mode A. The class event timing requirements are defined in Table 33-26. This function 19 returns the following variable: 20 21
 - short mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values:
 - TRUE: The PSE uses Type 3, 4 MPS requirements.
 - FALSE: The PSE uses Type 1, 2 MPS requirements.

do class timing modeB

- 24 25 26 27 28 29 30 31 32 33 This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the class event over mode B. The class event timing requirements are defined in Table 33–26. This function returns the following variable:
- short mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values: TRUE: The PSE uses Type 3, 4 MPS requirements. 34 FALSE: The PSE uses Type 1, 2 MPS requirements. 35

1 33.3.3.15 Type 3 and Type 4 dual-signature state diagrams





- 12 13 14
- 15

16 Change the exits from DLL_ENABLE in Figure 33-33 page 136 and Figure-34 page

- 17 138 should to match with the exits in Figure 33-32 page 129 with the prefix
- 18 **_modeA** per the approved remedy for comments on this subject.
- 19

Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 9 of 21



Suggested Remedy – Option B 1

- 2 Make the following changes:
- 3 The following are the requirements for dual-signature PD state machine over each modeA and
- 4 modeB. The dual-signature state machine shall be implemented over each pairset for mode A
- 5 and mode B independently unless otherwise specified. All the parameters that applies to mode A
- and mode B are denoted with the suffix "_modeY" where "Y" can be "A" or "B". A parameter that 6
- 7 ends with the suffix " modeY" may have different values for mode A and mode B.

8 33.3.3.11 Type 3 and Type 4 dual-signature constants

9

This is not part of the base line Work need to be done to verify that single signature and dual-signature state machine and their variable list are sync with DLL state machines Figure 33-49 and Figure 33-50.

10 11 12

Editor Note: DLL PSE and PD power control state diagram (Figure 33-49 and Figure 33-50) need to be evaluate and sync with the single signature and dual-signature PD state machine. 13 14 The PD state diagram uses the following constants: 15 VReset 16 Reset voltage per pairset (see Table 33–26) 17 VReset th 18 Reset voltage threshold per pairset (see Table 33–26) 19 VMark th 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 Mark event voltage threshold per pairset (see Table 33–26) pd req class modeA modeY A constant indicating the requested Class of the PD over mode Ymode A. Values: 1: The PD requests Class 1. 2: The PD requests Class 2. 3: The PD requests Class 3. 4: The PD requests Class 4. 5: The PD requests Class 5. pd_req_class_modeB A constant indicating the requested Class of the PD over mode B. Values: 1: The PD requests Class 1. 2: The PD requests Class 2. 3: The PD requests Class 3. 4: The PD requests Class 4. 38 39 5: The PD requests Class 5.

1 33.3.3.12 Type 3 and Type 4 dual-signature variables 2 The PD state diagram uses the following variables: 3 4 5 mdi power required modeYmodeA 6 7 8 9 A control variable indicating that over mode Y mode A, the PD is enabled and should request power from the PSE by applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the PSE sourcing power. A variable that is set in an implementation-dependent manner. Values: 10 FALSE:PD functionality is disabled. 11 TRUE:PD functionality is enabled. 12 13 mdi power required modeB 14 A control variable indicating that over mode B, the PD is enabled and should request power from the PSE by 15 applying a PD detection signature to the link, and when the PSE sources power to apply the MPS to keep the 16 PSE sourcing power. A variable that is set in an implementation dependent manner. Values: 17 FALSE:PD functionality is disabled. 18 TRUE:PD functionality is enabled. 19 This is not part of the base line When dual-signature DLL is enabled, it is enabled for both pairset. As a result pd_dll_enabled variable is the same for both modeA and modeB. 20 21 22 23 24 25 26 27 28 29 30 pd dll enabled modeA A variable indicating whether the Data Link Layer classification mechanism is enabled.-over mode A. Values: FALSE:Data Link Layer classification is not enabled. TRUE:Data Link Layer classification is enabled. pd dll enabled modeB A variable indicating whether the Data Link Layer classification mechanism is enabled over mode A. Values: FALSE: Data Link Layer classification is not enabled. 31 TRUE:Data Link Layer classification is enabled. 32 33 pd max power modeYmodeA 34 A control variable indicating the max power that the PD may draw from the PSE over mode Ymode A. See power 35 classifications in Table 33-28. 36 Values: 37 1: PD may draw Class 1 power 38 2: PD may draw Class 2 power 39 3: PD may draw Class 3 power 40 4: PD may draw Class 4 power 41 5: PD may draw Class 5 power 42 43 pd_max_power_modeB 44 A control variable indicating the max power that the PD may draw from the PSE over modeB. See power 45 classifications in Table 33-28. 46 Values: 47 1: PD may draw Class 1 power 2: PD may draw Class 2 power 48 3: PD may draw Class 3 power 49 50 4: PD may draw Class 4 power

Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 12 of 21

$\frac{1}{2}$	5: PD may draw Class 5 power				
$\frac{2}{3}$	nd reset modeV modeA				
4	μ_1 (set <u>involution</u>) An implementation-specific control variable that unconditionally resets the DD state diagram over mode Λ V to the				
5	An implementation-specific control variable that unconditionally resets the PD state diagram over mode $\frac{\Lambda - 1}{2}$ to the OEELINE mode λ state				
6	UFFLINE_ <u>modeY</u> ModeA_State.				
7	Values:				
8	TDUE. The device has not been reset.				
0	I ROE. The device has been reset.				
10	nd resat modeD				
10	<u>pulleset indueb</u>				
11	An implementation specific control variable that unconditionally resets the PD state diagram over mode B to the				
12	OFFLINE_modeB state.				
13					
14	HALSE: The device has not been reset (default).				
15	TRUE: The device has been reset.				
16					
1/	pd_undefined_ <u>modeA</u>				
18	A control variable that indicates that the PD is in an undefined condition over mode Y mode A. The PD may or may				
19	not show a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class				
20	current, may or may not show MPS and may change the pse_power_level_modeA variable.				
21	Values:				
22	FALSE: The PD is in a defined condition (default).				
23	TRUE: The PD is an undefined condition.				
24					
25	pd_undefined_modeB				
26	A control variable that indicates that the PD is in an undefined condition over mode B. The PD may or may not show				
27	a valid or invalid detection signature, may or may not draw mark current, may or may not draw any class current, may				
28	or may not show MPS and may change the pse_power_level_modeB variable.				
29	Values:				
30	FALSE: The PD is in a defined condition (default).				
31	TRUE: The PD is an undefined condition.				
32					
33					
34	power received modeYmodeA				
35	An indication from the circuitry that power is present on the PD's PI over mode Y mode A .				
36	Values:				
37	FALSE: The input voltage does not meet the requirements of VPort PD in Table 33–28.				
38	TRUE The input voltage meets the requirements of VPort PD				
39					
40	power received modeB				
41	An indication from the circuitry that power is present on the PD's PL over mode B				
42	Values:				
43	FALSE: The input voltage does not meet the requirements of VPort PD in Table 23-28				
44	TRUE: The input voltage meets the requirements of VPort PD.				
45	The D. The input voluge meets the requirements of viol_1D.				
46					
47					
т/					

1 2 3	present_class_sig_A_ <u>modeY_modeA</u> Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over <u>mode Y_mode A</u> .				
4 5 6 7	Values: FALSE:The PD classification signature is not to be applied to the link. TRUE:The PD classification signature is to be applied to the link.				
9 10 11	present_class_sig_A_modeB Controls presenting the classification signature that is used during first two class events (see 33.3.5) by the PD over mode B.				
12 13 14 15	Values: FALSE: The PD classification signature is not to be applied to the link. TRUE: The PD classification signature is to be applied to the link.				
16 17 18 19	present_class_sig_B_modeYmodeA Controls presenting the classification signature that is used during the third class event and all subsequent class events over mode A-Y (see 33.3.5) by the PD. Values:				
20 21 22	FALSE: The PD classification signature is not to be applied to the link. TRUE: The PD classification signature is to be applied to the link.				
23	present_class_sig_B_modeB				
24	Controls presenting the classification signature that is used during the third class event and all subsequent class events				
25	OVER MODE B (See 33.3.3) by the PD.				
20	FALSE: The DD electrification signature is not to be applied to the link				
28 29	TRUE: The PD classification signature is to be applied to the link.				
30	present det sig modeYmodeA				
31 32	Controls presenting the detection signature (see 33.3.4) by the PD over mode \underline{AY} . Values:				
33 34 35	invalid: A non-valid PD detection signature is to be applied to the link over mode A regardless of any voltage above Vreset applied to mode B.				
36 37	valid: A valid PD detection signature is to be applied to the link over mode A regardless of any voltage above Vreset applied to mode B.				
38 39	either: Either a valid or non-valid PD detection signature may be applied to the link.				
40	present_det_sig_modeB				
41	Controls presenting the detection signature (see 33.3.4) by the PD over mode B.				
42	Values:				
43	invalid: A non-valid PD detection signature is to be applied to the link over mode B regardless of any				
44 45	voltage above Vreset applied to mode B.				
45	. velid: A valid PD detection signature is to be applied to the link over mode R regardless of any voltage				
47	above Vreset applied to mode B.				
48	-either: Either a valid or non valid PD detection signature may be applied to the link.				
49					
50	present_mark_sig_modeA-modeY				
51 52	Controls presenting the mark event current and impedance (see $33.3.5.2.1$) by the PD over mode <u>AY</u> .				
53	FALSE: The PD does not present mark event behavior				
54	TRUE: The PD does present mark event behavior.				
55 56					

Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 14 of 21

1	present_mark_sig_modeB				
2	Controls presenting the mark event current and impedance (see 33.3.5.2.1) by the PD over mode B.				
3	Values:				
4	FALSE: The PD does not present mark event behavior.				
5	5 TRUE: The PD does present mark event behavior.				
6					
7	present_mps_ modeA<u>modeY</u>				
8 Controls applying MPS over mode $\frac{\mathbf{A} \cdot \mathbf{Y}}{\mathbf{Y}}$ (see 33.3.7.10) to the PD's PI.					
9	Values:				
10	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PI.				
11	TRUE: The MPS is to be applied to the PD's PI.				
12					
13	present_mps_modeB				
14	Controls applying MPS over mode B (see 33.3.7.10) to the PD's PI.				
15	Values:				
16	FALSE: The Maintain Power Signature (MPS) is not to be applied to the PD's PL				
17	TRUE: The MPS is to be applied to the PD's PL				
18					
19					
20	pse dll power level modeA-modeY				
21	A control variable output by the PD power control state diagram (Figure 33–50) that indicates the power level of the				
22	PSE by which the PD is being powered over mode AY .				
23	Values:				
24	1: The PSE has allocated Class 3 power or less (default).				
25	2: The PSE has allocated Class 4 power.				
26	3: The PSE has allocated Class 5				
27					
28	pse dll power level modeB				
29	A control variable output by the PD power control state diagram (Figure 33–50) that indicates the power level of the				
30	PSE by which the PD is being powered over mode B.				
31	Values:				
32	1: The PSE has allocated Class 3 power or less (default).				
33	2: The PSE has allocated Class 4 power.				
34	3: The PSE has allocated Class 5				
35					
	This is not part of the base line				
	For dual-signature PD it is not possible that different use dll power type values for the same PSE port will be				
	indicated by the PD as for the PSE type it is connected to As a result use dll nowerType modeA and				
	nse dll nowerTyne modeB should be merged to nse dll nowerTyne only				
36	pse_uil_powerrype_modeb should be merged to pse_uil_powerrype only.				
27	noo dll norman tema				
3/	pse_dil_power_type				
38	A control variable output by the PD power control state diagram (Figure 33-50) that				
39	indicates the PSE type connected to mode Y as 1 or 2, see 79.3.2.4.1.				
40					
10	Values:				
11	Values: 1: The DSE is a Type 1 DSE for a Type 1 DSE				
41	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2. The DSE is a Type 2 PSE for a Type-1 PSE.				
41 42	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44 45	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44 45 46	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44 45 46 47	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44 45 46 47 48	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44 45 46 47 48 49	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				
41 42 43 44 45 46 47 48 49 50	Values: 1: The PSE is a Type 1 PSE, for a Type-1 PSE. 2: The PSE is a Type 2 PSE, for a Type 2, 3 and, 4 PSE.				

To add to the TO DO LIST

pse power level modeAmodeY

The variable:

pse_power_type should be generated by PD Type 3 and Type 4 dual-signature state machine (as pse_power_type is also needed to be generated by Type 3 and Type 4 signle-signature PD state machine) in order to be used later by Figure 33-50 which is the DLL state machine and as a result need to be added also to 33.6.3.3 variable list.

They are not required for Type 3 and 4 single or dual-signature PD state machine.

VPD modeAmodeY

123456789

10

15 16 17

18

19 20

21

22

Voltage at the PD PI as defined in 1.4.425 over mode $A\underline{Y}$.

VPD_modeB

Voltage at the PD PI as defined in 1.4.425 over mode B.

23 33.3.3.13 Type 3 and Type 4 dual-signature timers

All timers operate in the manner described in 14.2.3.2 with the following addition. A timer is reset and stops counting upon entering a state where "stop x_timer" is asserted.

26 tpowerdly_timer_modeA_modeY

A timer used to prevent class 4 Type 3 dual-signature PDs from drawing more than Type 1 power over mode \underline{A} and class 5 Type 4 dual-signature PDs from drawing more than Class 2 power over mode \underline{A} during the PSE's inrush pariad see T to prior Table 32, 28

- 29 period; see Tdelay-2P in Table 33–28.30
- 31 tpowerdly timer modeB
- 32 A timer used to prevent class 4 Type 3 dual signature PDs from drawing more than Type 1 power over mode B and
- 33 elass 5 Type 4 dual signature PDs from drawing more than Class 2 power over mode B during the PSE's inrush
- 34 period; see T_{delay 2P} in Table 33 28.
 35
- 36
- 37
- 38

1 33.3.3.x4 Type 3 and Type 4 dual-signature functions

Editor to implement the latest changes regarding using long class event instead of short MPS terms regarding do_class_timing_modeY. 23456789 do class timing modeAmodeY This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the length of the class event over mode AY. The class event timing requirements are defined in Table 33–26. This function returns the following variable: short mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values: 10 TRUE: The PSE uses Type 3, 4 MPS requirements. 11 FALSE: The PSE uses Type 1, 2 MPS requirements. 12 13 do class timing modeB 14 This function is used by a Type 3 or Type 4 PD to evaluate the Type of PSE connected to the link by measuring the 15 length of the class event over mode B. The class event timing requirements are defined in Table 33 26. This function 16 returns the following variable: 17 short mps: A control variable that indicates to the PD the Type of PSE to which it is connected. This variable 18 is used to indicate which MPS timing requirements (see 33.3.8) the PD should use. Values: 19 TRUE: The PSE uses Type 3, 4 MPS requirements. 20 FALSE: The PSE uses Type 1, 2 MPS requirements. 21 22 Make the following changes in Figure 33-33: 23 24 1. Change the title of figure 33-33 on page 135 as follows: 25 "Figure 33–33—Type 3 and Type 4 dual-signature PD state diagram for mode X mode Y" 26 27 2. Change the title of figure 33-33 on page 136 as follows: 28 "Figure 33–33—Type 3 and Type 4 dual-signature PD state diagram for mode X mode Y (continued)" 29 30 3. Make the following changes in Figure 33-33 on page 135. 31 32 DO CLASS EVENT5 and DO MARK EVENT4 is missing the suffix " modeY". 33 34 35 4. Make the following changes in Figure 33-33 on both pages 135 and 136: 36 37 Replace all parameters with the suffix "modeA" with "modeXmodeY" 38 39 5. Make the following changes in Figure 33-33 on page 136: 40 41 -Replace "pse dll power level modeA" with "pse dll power type modeXmodeY. 42 -Replace "!pd dll enabled modeA" with "!pd dll enabled". -Replace "pse dll power level modeA" with "pse dll power type. 43 -Replace "pse power level mode A > 3" with "pse power type > 3" 44

Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 17 of 21

.

 -Replace "pse_power_level_modeA = 3" with "pse_power_type = 3"
 6. Make the following changes in Figure 33-34 on page 137 and 138: Delete Figure 33-34 on pages 137 and 138.
 7. The revised Figure 33-33 is attached below (two pages)



power_received_modeY

Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 19 of 21

1 8.





Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 20 of 21

Base Line ends here

Revision History

#	Revision	Draft	Changes made
1	002	1.8	
2	003	2.0	1. Deleting unused variables.
			2. Deleting suffix "modeA' from pd_dll_enabled and delete pd_dll_enabled_modeB
			3. pse_dll_power_type was added.
			4. Figures 33-33 and 33-34 where updated accordingly.
3	004		Optional solution to further simplifying dual-signature state
			machine was added (Option B). Suffix "X" was changed to "Y"
			since "X" is used in other places.

Dual-signature state machine baseline text Rev 005. Sep 2016. Darshan Yair. Page 21 of 21