## 0.0.0.1 Link Segment

Item	Feature	Subclause	Status	Support	Value/Comment
LNK1	DC loop resistance	104.2	M	Yes [ ]	Less than $6.0\Omega$ for 12V unregulated system power classes and less than $6.5\Omega$ for all other system power classes.

## 0.0.0.2 Power sourcing equipment (PSE)

Item	Feature	Subclause	Status	Support	Value/Comment
PSE1	Voltage and power requirements	104.3.2	M	Yes []	As defined in Table 104-1 for each relevant system class
PSE2	PSE behavior	104.3.3	M	Yes []	In accordance with state diagram shown in Figure 104-4
PSE3	external_wakeup variable	104.3.3.3	M	Yes [ ]	Re-detect the PD before re- applying the full operating- voltage to the PI after request is received
PSE4	<del>pd_wakeup varibale</del>	104.3.3.3	M	Yes [ ]	Re-detect the PD before re- applying the full operating- voltage to the PI after valid- eurrent signature at the PI is detected
PSE <u>3</u> 5	pi_powered variable	104.3.3.3	M	Yes [ ]	If false, do not apply power to the PI. If True, apply power to the PI
<del>PSE6</del>	sleep_detected variable	104.3.3.3	M	<del>Yes [ ]</del>	Transition to SLEEP state when the average value of I portis less than or equal to I sleep threshold
PSE7	wakeup_detected variable	104.3.3.3	<del>M</del>	Yes [ ]	TBD
PSE <u>4</u> 8	PSE-probing	104.3.4	M	Yes []	Probe-the PI in order to detect a valid PD signature
PSE5	Complete detection of PD signature	104.3.4	M	Yes []	Within T <sub>det</sub> as specfied in Table 104-2
PSE6	<u>Unsuccessful detection</u>	104.3.4	M	Yes []	Wait at least T <sub>restart</sub> before reattempting detection
PSE <u>7</u> 9	Detection currents	104.3.4.1	M	Yes [ ]	Within I <sub>valid</sub> current range specified in Table 104-2 with a valid PD detection signature as specified in Table 104-4
PSE <u>8</u> 4	Accept valid PD-signature	104.3.4.2	M	Yes-[]	From link segment with a constant voltage in the range of $V_{good\ PSE}$ for at least $T_{sig\ hold}$ in response to a probing current in the range of $I_{valid}$ as specified in Table 104-2

PSE <u>9</u> ‡	Reject invalid PD signature	104.3.4.3	M	Yes [ ]	From link segment that exhibits the following characteristics outlined in Table 104-2 and Table 104-5: a) Constant voltage less than or equal to V <sub>bad lo PSE</sub> max b) Constant voltage greater than or equal to V <sub>bad hi PSE</sub> min e) Capacitance greater than or equal to C <sub>bad</sub> min
PSE1 <u>0</u> 2	Applying powerfull-operating voltage at the PI with SCCP enabled	104.3.5	М	Yes [ ]	Only after attempting to complete classification and mutual identification Only after detection and complete classification in a time less than T <sub>Class</sub> as specified in Table 104-3
PSE11	TClass timer expired before complete classification	104.3.5	M	Yes []	Complete a new detection cycle before applying any subsequent full operating voltage
PSE1 <u>2</u>	Providing power to the PSE PI	104.3.6	M	Yes [ ]	To conform to electrical limits- in Table 104-3
PSE1 <u>3</u>	PSE output	104.3.6	M	Yes [ ]	To conform with electrical requirements set out in Table 104-3 in both powered and unpowered modes
PSE1 <u>4</u> <del>5</del>	PI SLEEP voltage while in SLEEP state	104.3.6.1	M	Yes []	Within V <sub>Sleep</sub> range outlined in Table 104-3
PSE1 <u>5</u>	SLEEEP_SETTLE state	104.3.6.1	M	Yes [ ]	Discharge the PSE PI to the range of $V_{Sleep}$ within a time less than $T_{Off}$ max
PSE1 <u>6</u> <del>7</del>	Enter SLEEEP_SETTLE state	104.3.6.2	М	Yes [ ]	If a valid MPSFVS is not present at the PI while operating in the POWER_ON state
PSE1 <u>7</u>	PI discharge while in SLEEP_SETTLE state	104.3.6.2	M	Yes []	To the range of $V_{sleep}$ with a current greater than $I_{discharge}$
PSE18	POWER_UP and POWER_ON state operation	104.3.6.2.1	M	Yes []	Limit the current of I <sub>LIM</sub> for a duration of up to T <sub>LIM</sub> in order to account for for PSE dV/dt transients at the PI as specified in Table 104-3
PSE19	PSE enabled while not in POWER_ON state	104.3.6.2.1	M	Yes [ ]	Limit I <sub>Port</sub> to less than I <sub>SC</sub> as specified in Table 104-2 for a duration of up to T <sub>LIM</sub>
PSE20	Begin power removal from the PI within T <sub>LIM</sub>	104.3.6.2.1	M	Yes []	When limiting current in the POWER UP state, POWER ON state, or any state when V <sub>Sleep</sub> is applied at the PI
PSE21	Measuring IPort during short circuit	104.3.6.2.1	M	Yes []	To be made ims after the initial transient to allow for settling
PSE <u>22</u> <del>19</del>	PD wakeup request valid while in SLEEP state	104.3.6.2. <u>2</u>	M	Yes [ ]	If I <sub>port</sub> is in the valid range of I <sub>wakeup</sub> for a minimum of T <sup>t</sup> wakeup

PSE2	PD wakeup request invalid while in SLEEP state	104.3.6.2. <u>2</u>	M	Yes [ ]	If I <sub>port</sub> is greater than I <sub>wakeup_bad_hi</sub> or less than I <sub>wakeup_bad_lo</sub>
PSE2	Enter POWER_ON state	104.3.6.5	M	Yes []	If full operating voltage is applied within T <sub>inrush</sub> min
PSE2	Power not applied as specified Full operating voltage not applied within T <sub>inrush</sub> max	104.3.6. <u>5</u> 6	M	Yes []	New detection cycle initiated before power application after a delay of T <sub>restart</sub> before any subsequent application of full operating voltage
PSE2	V <sub>PSE</sub> to V <sub>Sleep</sub> discharge time while in POWER_ON state	104.3.6. <u>6</u> 7	M	Yes []	Defined as T <sub>Off</sub> in Table 104-3
PSE2	P <sub>Class</sub>	104.3.6. <u>7</u> 8	M	Yes []	As defined in Table 104-1
PSE2	Measurement of P <sub>Class</sub>	104.3.6. <u>7</u> 8	M	Yes []	Averaged from uniform sliding window of 1 second wide
PSE2	Normal Operating voltage removal while in POWER_ON state	104.3.7	M	Yes [ ]	In absence of PD Maintain Full Voltage Signature
PSE <u>3</u>	MFVS present	104.3.7.1	M	Yes [ ]	If $I_{Port}$ is greater than or equal to $I_{Hold}$ max for a minimum of $T_{MFVS}$
PSE <u>3</u>	MFVS absent	104.3.7.1	M	Yes []	If $I_{Port}$ is less than or equal to $I_{Hold}$ min
PSE <u>3</u>	MFVS absent for duration greater than TMFVDO	104.3.7.1	M	Yes []	Reduce voltage at the PI to the range of $V_{Sleep}$

# 0.0.0.3 Powered Device (PD)

Item	Feature	Subclause	Status	Support	Value/Comment
PD1	Voltage and power requirements	104.4.2	M	Yes [ ]	As defined in Table 104-1 for each relevant system class
PD2	PD behavior	104.4.3	M	Yes [ ]	In accordance with state diagram shown in Figure 104-6
PD3	Present valid detection signature	104.4.4	M	Yes [ ]	When V <sub>PD</sub> drops below V <sub>sig_enable</sub> unless it is asleep
PD4	Removal of current draw of detection signature	104.4.4	M	Yes [ ]	When $V_{PD}$ rises through $V_{sig\_disable}$
PD5	PD detection signature	104.4.4	M	Yes [ ]	To consist of a current limited, constant voltage as specified in Table 104-4 when measured by the PSE
PD6	Valid detection signature	104.4.4	M	Yes [ ]	In accordance with the characteristics shown in Table 104-4
PD7	Non-valid detection signature	104.4.4	М	Yes [ ]	In accordance with at least one of the characteristics shown in Table 104-5
PD8	PD power	104.4.6	M	Yes [ ]	In accordance with the characteristics shown in Table 104-6
PD9	Turn on voltage	104.4.6.1	M	Yes [ ]	Less than or equal to In-the range of V <sub>On</sub> after a delay greater than t <sub>power dly-</sub> as specified in Table 104-6
PD10	Turn off voltage	104.4.6.1	M	Yes [ ]	Greater than or equal to V <sub>Off</sub> as specified in Table 104-6
<u>PD11</u>	PD turn on or off	104.4.6.1	M	Yes [ ]	Without startup oscillation and within the first trial when fed by V <sub>Port_PSE</sub> min to V <sub>Port_PSE</sub> max with a series resistance within the range of valid channel resistance
PD1 <u>2</u> 4	PD_SLEEP state input voltage	104.4.6.1	M	Yes [ ]	Greater than V <sub>Sleep PD</sub> min as specified in Table 104-6
PD1 <u>3</u> 2	Input current while in SLEEP_PENDING and SLEEP states	104.4.6.2	M	Yes [ ]	Drawn current is averaged over sliding window $t_{Sleep}$ wide in the range of $I_{Sleep}$ as specified in Table 104-6
PD1 <u>4</u> 3	Input current while in WAKEUP state	104.4.6.2	М	Yes [ ]	Drawn current is within range of I <sub>Wakeup PD</sub> as specified in table 104-6
PD1 <u>5</u> 4	PD ripple and noise	104.4.6.3	M	Yes [ ]	In accordance with specifications shown in Table 104-6 for all operating voltages in the range of V <sub>Port PD</sub> and over the range of input power of the device

I	PD1 <u>6</u> 5	PSE ripple and noise	104.4.6.3	M	Yes [ ]	Operate in accordance to the levels specified in Table 104-3 in the presence of PSE ripple and noise appearing at the PD PI
I	PD1 <u>7</u> 6	PD stability	104.4.6.5	M	Yes [ ]	When PD is fed voltage between V <sub>Port_PSE</sub> min and V <sub>Port_PSE</sub> max with R <sub>Loop_max</sub> in series, P <sub>Port_PD</sub> is defined by equation 104-T
	PD1 <u>8</u> 7	PD Maintain Full Voltage	104.4.7	M	Yes [ ]	Provide valid Maintain Full Voltage Signature (MFVS) at the PI
	PD1 <u>9</u> 8	PD MFVS current draw	104.4.7	M	Yes [ ]	Equal to or greater than I <sub>Hold PD</sub> for a minimum duration of T <sub>MFVS PD</sub> measured at the PD PI followed by an optional MFVPS dropout for no longer than TMFVDO_PD
	PD <u>20</u> 1	No longer require full input operating voltage	104.4.7	M <sub>.</sub>	Yes []	Remove current draw of the MFVS from the PI

### 0.0.0.4 Common Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
COME L1	PI output conductor pair fault tolerance	104.5.2	M	Yes [ ]	Meet the requirements of the appropriate specifying clause (See Clauses 96 and 97)
COME L2	100BASE-T1 PoDL system MDI return loss	104.5.3.1	M	Yes []	Meet or exceed Equation 104-2
COME L3	1000BASE-TI PoDL system MDI return loss	104.5.3.1	M	Yes [ ]	Meet or exceed Equation 104-3

#### 0.0.0.5 PSE Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
PSEEL 1	PSE PI	104.5.2	M	Yes [ ]	Withstand the application of short circuits between the wires within the cable for an indefinite period of time without damage
PSEEL 2	Short circuit current magnitude	104.5.2	M	Yes [ ]	Not to exceed I <sub>LIM</sub> max as defined in Table 104-3 given an indefinite short circuit

#### 0.0.0.6 PD Electrical

Item	Feature	Subclause	Status	Support	Value/Comment
PDEL1	DC isolation	104.5.1	M	Yes [ ]	Provided between all accessible external conductors, including frame ground (if any), and all MDI leads

### 0.0.0.7 SCCP

Item	Feature	Subclause	Status	Support	Value/Comment
SCCP1	SCCP master	<del>104.6</del>	M	Yes [ ]	Source the required pull-up- current
SCCP1 2	SCCP master	104.6.1	M	Yes []	Source a pull-up current in order to drive the bus voltage high and meet the required electrical specifications for SCCP
SCCP2	SCCP communication	104.6.3.1	M	Yes []	Begins with an initialization sequence consisting of a result pulse from the master followed by a presence pulse from the slave. See Figure 104-9

SCCP3 4	Initialization sequence	104.6.3.1	M	Yes [ ]	Master transmits a reset pulse by <u>first</u> pulling <u>its-the PI-port</u> voltage low and then pull-up <u>withinfor</u> t <sub>RSTL</sub> and the <u>releases its PI and goes</u> before- going into receive mode (RX)
SCCP4	Slave presence pulse <u>Double check this</u>	104.6.3.1	M	Yes [ ]	Transmitted after detecting rising edge at PD PI and waiting tpDHIGH
SCCP5	Sample subsequent voltage	104.6.3.1	M	Yes [ ]	Within t <sub>MSP</sub> from the completion of the preceding rising-edge at its PI
SCCP6	Master write time slots	104.6.3.2	M	Yes [ ]	Write 1 time slot to transmit logic 1 to slave and write 0 time slot to transmit logic 0 to slave
SCCP7	Write time slot duration	104.6.3.2	M	Yes []	Defined as t <sub>SLOT</sub> shown in Table 104-10
SCCP8	Write time slot recovery time	104.6.3.2	<del>M</del>	Yes [ ]	Defined as t <sub>REC</sub> shown in Table 104-10
SCCP8	Write time slot initiation	104.6.3.2	M	Yes [ ]	Initiated by pulling PI port voltage low as shown in Figur 104-10
SCCP <u>9</u> <del>10</del>	Write 1 time slot generation	104.6.3.2	M	Yes [ ]	Write by pulling PI port voltage low then release and pull up its PI port voltage within tLOW1L
SCCP1 <u>0</u> <b>4</b>	Write 0 time slot generation	104.6.3.2	M	Yes [ ]	Write by pulling PI port voltage low then hold <u>and the pull up its PI port voltage</u> within low for t <sub>LOW0L</sub>
SCCP1 <u>1</u> 2	Read time slot generation	104.6.3.3	M	Yes [ ]	Generated by the master immediately after issuing a function command which requires data from the slave
SCCP1 23	Read time slot duration	104.6.3.3	M	Yes [ ]	Defined as t <sub>SLOT</sub> shown in Table 104-7
SCCP1 4	Read time slot recovery time	104.6.3.3	<del>M</del>	Yes [ ]	Defined as t <sub>REC</sub> shown in Table 104-7
SCCP1 <u>3</u> 5	Read time slot initiation	104.6.3.3	M	Yes [ ]	Initiate by pulling PI port voltage low for t <sub>DVIT</sub> and ther release pulling up the PI port voltage withinm t <sub>WOL</sub>
SCCP1 <u>4</u> 6	Slave transmit	104.6.3.3	M	Yes []	Transmit a 1 or 0 at the slave PI after master initiates read time slot
SCCP1 <u>5</u> <del>7</del>	Slave transmit 1	104.6.3.3	M	Yes [ ]	Leave PI port voltage high
SCCP1 <u>6</u> 8	Slave transmit 0	104.6.3.3	M	Yes [ ]	Pull PI port voltage low
SCCP1	Slave transmit 0 duration	104.6.3.3	M	Yes []	While transmitting 0, hold the PI low for t <sub>LOW0</sub> , and then release its the PI by the end of the time slot within t <sub>R0L</sub>

SCCP <u>1</u> 8 <del>20</del>	Read time slot sample	104.6.3.3	M	Yes [ ]	Master releases PI and then samples subsequent voltage within t <sub>RDVMSR</sub> from the start of the <u>read</u> time slot
SCCP2	Sum of T <sub>INIT</sub> , T <sub>REC</sub> , and master sample time	104.6.3.3	M	Yes [ ]	Less than t <sub>RDV</sub> for a read time- slot
<u>SCCP1</u> <u>9</u>	SCCP data and commands	104.6.4	M	Yes []	Transmitted least significant bit first
<u>SCCP2</u> <u>0</u>	Communication with slave	104.6.4.2	M	Yes []	begins with the initialization sequence that consists of a reset pulse from the master followed by a presence pulse from the slave
SCCP2 2	Address command	104.6.4.3	M	Yes[]	Master must issue an- appropriate address command- prior to issuing a function- command
<u>SCCP2</u> <u>1</u>	SCCP-capable slaves	104.6.4.3	M	Yes []	Support the Broadcast Address command
<u>SCCP2</u> <u>2</u>	Issuing function command	104.6.4.3	M	Yes [ ]	Only after issuing an appropriate an appropriate an appropriate address command
SCCP2	Read address command	104.6.4.3.2	M	Yes [ ]	Only to be used when there is one slave on the bus
SCCP2 4	Function command response	104.6.4.3.3	<del>M</del>	<del>Yes[]</del>	Only sent when the 64-bit- slave write address exactly- matches that sent by the master
SCCP2 5	Write address mismatch	104.6.4.3.3	M	<del>Yes[]</del>	Wait for a reset pulse
<u>SCCP2</u> <u>3</u>	Broadcast address command use	104.6.3.4	M	Yes []	By the master to address a slave device on the bus without sending out unique addres code information
SCCP2 6	Alarm search command- response	104.6.4.3.5	M	Yes [ ]	Only by slaves with a set alarm- flag
SCCP2 7	Alarm search cycle	104.6.4.3.5	M	Yes [ ]	Return to Step1 (Initialization) after every alarm search cycle
<u>SCCP2</u> <u>4</u>	8-bit Read Scratchpad command	104.6.4.4	M	Yes []	Supported by all SCCp- enabled slaves
<u>SCCP2</u> <u>5</u>	Reception of Read Scratchpad function command	104.6.4.4	M	Yes []	Slave shall respond with a 16- bit CLASS_TYPE_INFO read payload followed by an 8-bit CRC8 field
<u>SCCP2</u> <u>6</u>	CRC8 calculation	104.6.4.5	M	Yes [ ]	Produces the same result as the serial implementation shown in Figure 104-13
<u>SCCP2</u> <u>7</u>	Shift register	104.6.4.5	M	Yes [ ]	Initialized to the value 0x00 before CRC8 calculation begins