

P802.3bv GEPOF 1st Sponsor recirculation ballot comments

Cl 115 SC 115.5.6 P89 L35 # r01-1  
 Perez De Aranda Alonso, Ruben Knowledge Developme

Comment Type T Comment Status X

The test mode 6 signal generated according to the equations specified in this subclause is not uncorrelated. Autocorrelation present peaks in some delay terms different to 0. Although not observed in experimental results, this thoretically may cause imprecissions in the estimations carried out for transmitter distortion measurement in 115.6.4.8.

SuggestedRemedy

- Change equations according to [http://www.ieee802.org/3/bv/public/Nov\\_2016/perezaranda\\_3bv\\_1\\_1116.pdf](http://www.ieee802.org/3/bv/public/Nov_2016/perezaranda_3bv_1_1116.pdf).
- Modify the PICS items TM15, TM16 and TM17 accordingly.
- Modify the Matlab function tm6gen() in 115.6.4.8 according [http://www.ieee802.org/3/bv/public/Nov\\_2016/perezaranda\\_3bv\\_1\\_1116.pdf](http://www.ieee802.org/3/bv/public/Nov_2016/perezaranda_3bv_1_1116.pdf).

Proposed Response Response Status O

Cl 115 SC 115.5.6 P90 L17 # r01-2  
 Perez De Aranda Alonso, Ruben Knowledge Developme

Comment Type TR Comment Status X

The shall statement: "The transmitter shall time the transmit symbols sn from its local symbol clock." is not linked to any PICS item.

SuggestedRemedy

- Add PICS item TM18:
- "Feature: Test mode 6 symbol clock reference.
- Subclause: 115.5.6
- Value/Comment: sn sequence of PAM256 symbols timed with local symbol clock.
- Status: M"

Proposed Response Response Status O

Cl 115 SC 115.6.3.1 P96 L22 # r01-3  
 Perez De Aranda Alonso, Ruben Knowledge Developme

Comment Type TR Comment Status X

Unique over-shoot limit is defiend for falling-edge and for rising-edge. The max limit is based on the criterion of avoiding optical power clipping, so the limit depends on the actua ER. This limit is strictly valid for falling-edge overshoot. However, in general AlGaInP LEDs transients faster as higher is the electrical current used to excite the quantum well/s. Therefore, the electrical-to-optical conversion is instantaneously faster for higher currents and slower for lower currents. This produces asymmetry between the rising and falling edges, being the measured rise time shorter than the fall time. Because of that, and depending on the current driving circuitry and the specific LED architecture, the experimental results obtained in the laboratory shows that the rising-edge overshoot reaches higher values than falling-edge overshoot, and in some cases the rising-edge overshoot can overpass the specification of Table 115-8. Asymmetric dynamic response of the LED is accounted by the transmit distortion measurement. Beside of that, rising-edge overshoot limit is needed to allow the receiver desing to avoid saturation in any case of operation.

SuggestedRemedy

Modify current overshoot specification to become falling-edge overshoot. Add one row to Table 115-8 for specification of the rising-edge overshoot. Min value of 0 % and max value of 20 %, according to [http://www.ieee802.org/3/bv/public/Nov\\_2016/perezaranda\\_3bv\\_2\\_1116.pdf](http://www.ieee802.org/3/bv/public/Nov_2016/perezaranda_3bv_2_1116.pdf). Eliminate "The transmitter overshoot (OS) is calculated as the maximum of OSrise and OSfall" from 115.6.4.6, pg. 100, line 50.

Proposed Response Response Status O

Cl 0 SC 0 P L # r01-4  
 Berger, Catherine

Comment Type GR Comment Status X

"Table 115A-2--BCH(1976, 1668) codeword: has a cell in column three that only has an "f" in the cell

SuggestedRemedy

Please change the contents of the cell with just an "f" in it as appropriate, if necessary.

Proposed Response Response Status O

P802.3bv GEPOF 1st Sponsor recirculation ballot comments

Cl 0 SC 0 P L # r01-5  
 Berger, Catherine  
 Comment Type E Comment Status X  
 IEEE capitalizes the first letter of each item in a list.  
 SuggestedRemedy  
 Please capitalize the first letter of each item in the list located in 115.12.3.  
 Proposed Response Response Status O

Cl 0 SC 0 P L # r01-8  
 Berger, Catherine  
 Comment Type E Comment Status X  
 Please note that in the new clauses, the subtraction sign/negative symbol appears most often as a hyphen. IEEE uses an en-dash (CTRL Q shift P).  
 SuggestedRemedy  
 Proposed Response Response Status O

Cl 0 SC 0 P L # r01-6  
 Berger, Catherine  
 Comment Type E Comment Status X  
 There is a stray colon at the end of subclause 115.7.3.  
 SuggestedRemedy  
 Proposed Response Response Status O

Cl 115 SC 115.3.6.1 P77 L43 # r01-9  
 Law, David Hewlett Packard Enter  
 Comment Type T Comment Status X Late  
 The definition of the variable 'req\_thp\_coef' includes the statement that 'req\_thp\_coef' is a set of 9 real numbers in fixed-point format (see 115.3.8) as received in the PHD field REMPHD.RX.REQ.THP.SETID.' Is this correct, the field PHD.RX.REQ.THP.SETID is a 2 bit field, see Table 115-6, and in the state THPTX\_RECEIVE\_REQ the variable req\_thp\_coef is assigned the value REMPHD.RX.REQ.THP.COEF which is a set of 9 real numbers.  
 SuggestedRemedy  
 Suggest that '... as received in the PHD field REMPHD.RX.REQ.THP.SETID.' should be changed to read '... as received in the PHD fields REMPHD.RX.REQ.THP.COEF.'  
 Proposed Response Response Status O

Cl 115 SC 115.7 P L # r01-7  
 Berger, Catherine  
 Comment Type GR Comment Status X  
 A sentence in 115.7 reads "The transfer function is specified in magnitude normalized at DC (0 Hz) and is given as a lower bound limit." Is "0 Hz" necessary/accurate?  
 SuggestedRemedy  
 Proposed Response Response Status O

Cl 115 SC 115.3.5.1 P70 L2 # r01-10  
 Law, David Hewlett Packard Enter  
 Comment Type T Comment Status X Late  
 The definition of the variable 'rcvr\_clock\_lock' states 'Variable set by the PHY clock recovery function ...'. Despite this the variable 'rcvr\_clock\_lock' is set to 'NOT\_OK' in the PMARX\_DISABLE state of Figure 115-23 'PHY RX control state diagram' and is never set to 'OK' by that or any other state diagram. A similar issue exists with 's1\_synch' where the variable definition states 'Variable set by the PHY clock recovery function ...' yet it is set to 'NOT\_OK' in the PMARX\_DISABLE state of Figure 115-23 and never set to OK anywhere.  
 SuggestedRemedy  
 Based on the definition of the variables in 115.3.5.1 suggest that the assignment 'rcvr\_clock\_lock <= NOT\_OK' and 's1\_synch <= NOT\_OK' in the PMARX\_DISABLE state of Figure 115-23 be deleted.  
 Proposed Response Response Status O

P802.3bv GEPOF 1st Sponsor recirculation ballot comments

Cl 115 SC 115.2.3.1 P49 L36 # r01-11  
 Law, David Hewlett Packard Enter  
 Comment Type T Comment Status X Late  
 Suggest that the order that the 704 PHD bits are used to compute the CRC16 should be specified.  
 SuggestedRemedy  
 Suggest that '... 704 PHD bits are then used to compute the CRC16 ...' should be changed to read '... 704 PHD bits, in transmit bit order, are then used to compute the CRC16 ...'.  
 Proposed Response Response Status O

Cl 115 SC 115.3.5.1 P69 L26 # r01-12  
 Law, David Hewlett Packard Enter  
 Comment Type E Comment Status X Late  
 Typo, 'diagrams' should be 'diagram'.  
 SuggestedRemedy  
 Suggest that '... the link monitor state diagrams ...' should read '... The link monitor state diagram ...'.  
 Proposed Response Response Status O

Cl 115 SC 115.3.5.1 P69 L26 # r01-13  
 Law, David Hewlett Packard Enter  
 Comment Type E Comment Status X Late  
 I believe that link\_status is used by Figure 115-22 'PHY TX control'.  
 SuggestedRemedy  
 Suggest that '... PMA TX and RX PHY control state diagrams ...' should read '... PHY TX and PHY RX control state diagrams ...'.  
 Proposed Response Response Status O

Cl 115 SC 115.3.5.1 P70 L44 # r01-14  
 Law, David Hewlett Packard Enter  
 Comment Type T Comment Status X Late  
 The definition of the tx\_gmii\_enable variable states that it is used to '... connect or disconnect the 64B/65B encoder to the GMII transmit data stream ...'. Subclause 115.3.5.2 'PHY TX control state diagram' also states that 'If one of the link partners fails to receive payload data sub-blocks with reliability (link\_status = FAIL), the 64B/65B PCS encoder is disconnected from the GMII transmit stream until the bidirectional link is re-established.'. Despite these statements I can't find any reference to tx\_gmii\_enable in subclause 115.2.1 'Transmit Block' or in subclause 115.2.4.1.1 '64B/65B encoding'.

SuggestedRemedy  
 Suggest that mention of tx\_gmii\_enable should be made in subclause 115.2.4.1.1 or 115.2.4.1.2.  
 Proposed Response Response Status O

Cl 115 SC 115.3.5.2 P70 L52 # r01-15  
 Law, David Hewlett Packard Enter  
 Comment Type T Comment Status X Late  
 For 1000BASE-X PHYs, if I read Figure 36-5 'PCS transmit ordered set state diagram' correctly, on reset (power\_on=TRUE or mr\_main\_reset=TRUE) they transitions on an open arrow in to the TX\_TEST\_XMIT state. When reset is removed, if a transmission is taking place (TX\_EN=TRUE or TX\_ER=TRUE), the state diagram transitions in to the IDLE state where it transmits idle (tx\_o\_set ? //). It remains in that state until the transmission cease (TX\_EN=FALSE and TX\_ER=FALSE) at which point it exits and normal operation commences.

Similarly for 1000BASE-T, in Figure 40-8 'PCS Data Transmission Enabling state diagram', on reset (pcs\_reset = ON or link\_status = FAIL) it transitions on an open arrow in to the DISABLE DATA TRANSMISSION state setting tx\_enable to FALSE. Even when reset is removed it will not exit this state until both TX\_EN = FALSE and TX\_ER = FALSE.

Based on the above, both 1000BASE-X and 1000BASE-T PHYs ensure that if they exit reset while either TX\_EN or TE\_ER is asserted, they continue to transmit idle and do not transmit a fragment.

SuggestedRemedy  
 Suggest that similar behaviour if specified for 1000BASE-RH PHYs.  
 Proposed Response Response Status O

P802.3bv GEPOF 1st Sponsor recirculation ballot comments

Cl 115 SC 115.3.5.3 P71 L43 # r01-16  
 Law, David Hewlett Packard Enter

Comment Type T Comment Status X Late

For 1000BASE-X PHYs, if I read Figure 36-9 'Synchronization state diagram' correctly, a loss of link (signal\_detectCHANGE=True) will cause entry in to the LOSS\_OF\_SYNC state which sets code\_sync\_status to FAIL (code\_sync\_status <= FAIL. Assuming this is not due to LPI, since sync\_status = code\_sync\_status + rx\_lpi\_active, sync\_status will also be set to FAIL. This will cause entry in to the LINK\_FAILED state in Figure 36-7a 'PCS receive state diagram, part a' which includes the action 'IF receive = TRUE THEN receiving ? FALSE; RX\_ER ? TRUE'. On the next vector (SUDI) the WAIT\_FOR\_K state is entered where RX\_ER is set false (RX\_ER ? FALSE).

Similarly for 1000BASE-T when the link status transitions to fail (link\_status = FAIL) Figure 40-11a 'PCS Receive state diagram, part a' transitions to the LINK\_FAILED state. In this state RX\_ER is asserted (RX\_ER ? TRUE) until the next symbol vector from the PMA (PUDI) at which point the state diagram transitions to the IDLE state where both RX\_ER and RX\_DV (RX\_ER ? FALSE, RX\_DV ? FALSE) are set false.

Based on the above, both 1000BASE-X and 1000BASE-T PHYs ensure that if they enter link fail during reception of a packet the packet is terminated with a receive error being forwarded to the MAC.

SuggestedRemedy

Suggest that similar behaviour if specified for 1000BASE-RH PHYs.

Proposed Response Response Status O

Cl 115 SC 115.3.5.2 P70 L28 # r01-17  
 Law, David Hewlett Packard Enter

Comment Type T Comment Status X Late

The rx\_gmii\_enable variable states that it is used to '... connect or disconnect the 64B/65B decoder to the GMII receive data stream ...'. I wasn't however able to find text that stated what should be sent on the GMII receive path when rx\_gmii\_enable=FALSE.

SuggestedRemedy

Please specify what should be forwarded on the GMII receive path in this condition.

Proposed Response Response Status O

Cl 115 SC 115.6.3.2 P96 L47 # r01-18  
 Law, David Hewlett Packard Enter

Comment Type T Comment Status X Late

The PHY clock recovery function will derive a receive clock based on the received symbol stream, and hence the receive clock, and in particular its tolerance, will be based on the transmit clock of the far end PHY. I assume that this receive clock will be used to generate the GMII RX\_CLK as I didn't see any mention of this being generated locally with a elasticity buffer deleting or adding idles to cross the clock boundary that would create. Based on this, since subclause 115.6.3.2 'Transmit clock frequency' states that the symbol transmission rate of the PHY shall be 325.00 MBd +/-0.025% the clock tolerance of the 1000BASE-R RX\_CLK will also be +/-0.025%. The problem with this is that subclause 35.2.2.2 'RX\_CLK (receive clock)' of IEEE Std 802.3-2015 states that 'When the received data rate at the PHY is within tolerance, the RX\_CLK frequency shall be 125MHz +/-0.01%, one-eighth of the MAC receive data rate.'. It appears that a 1000BASE-R RX\_CLK will not meet this requirement.

Similarly to above, item fFREQ of Table 35-8 'AC specifications' of IEEE Std 802.3-2015 specifies a clock of 125MHz -100 ppm min, 125MHz +100 ppm max. Since subclause 115.6.3.2 specifies a transmit symbol clock of different tolerance (+/-0.025%) this implies the use of a local transmit symbol clock. This will therefore require crossing of a clock boundary at some point yet I don't see the specification of a elasticity buffer deleting or adding idles to cross the boundary.

SuggestedRemedy

See comment.

Proposed Response Response Status O